<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: SDRAM Set</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-Set/m-p/653375#M25967</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can find more information about how to set up the burst length through the mode register in the SDRAM memory on the section 23.8.5 in the UM:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/documents/user_manual/UM10503.pdf" title="http://www.nxp.com/documents/user_manual/UM10503.pdf"&gt;http://www.nxp.com/documents/user_manual/UM10503.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope it helps!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;BR /&gt;Carlos Mendoza&lt;BR /&gt;Technical Support Engineer&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 22 Mar 2017 00:26:50 GMT</pubDate>
    <dc:creator>Carlos_Mendoza</dc:creator>
    <dc:date>2017-03-22T00:26:50Z</dc:date>
    <item>
      <title>SDRAM Set</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-Set/m-p/653374#M25966</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi everybody&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; May I ask what is the purpose of the code in line 183? Can u explain the working theory in detail? Or is there any document for instruction, thanks. &lt;BR /&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="addr.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/15674iDF672CB18DF1B852/image-size/large?v=v2&amp;amp;px=999" role="button" title="addr.jpg" alt="addr.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Mar 2017 10:11:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-Set/m-p/653374#M25966</guid>
      <dc:creator>testmb1</dc:creator>
      <dc:date>2017-03-15T10:11:02Z</dc:date>
    </item>
    <item>
      <title>Re: SDRAM Set</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-Set/m-p/653375#M25967</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You can find more information about how to set up the burst length through the mode register in the SDRAM memory on the section 23.8.5 in the UM:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="http://www.nxp.com/documents/user_manual/UM10503.pdf" title="http://www.nxp.com/documents/user_manual/UM10503.pdf"&gt;http://www.nxp.com/documents/user_manual/UM10503.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope it helps!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;BR /&gt;Carlos Mendoza&lt;BR /&gt;Technical Support Engineer&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Mar 2017 00:26:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-Set/m-p/653375#M25967</guid>
      <dc:creator>Carlos_Mendoza</dc:creator>
      <dc:date>2017-03-22T00:26:50Z</dc:date>
    </item>
  </channel>
</rss>

