<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollers中的主题 Re: Is IAP Erase Sensibly Optimised?</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635556#M25089</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am not asking for trade secret technical details about the erase or programming algorithms, just whether or not&lt;/P&gt;&lt;P&gt;the IAP code is sensible enough to detect, say, an erase of an already blank sector and if so, skip the erase operation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Surely, that information should not be subject to NDA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Cheers, Mike.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 09 Dec 2016 11:18:50 GMT</pubDate>
    <dc:creator>mikesimmonds</dc:creator>
    <dc:date>2016-12-09T11:18:50Z</dc:date>
    <item>
      <title>Is IAP Erase Sensibly Optimised?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635554#M25087</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am specifically concerned with the LPC1313 but I expect that this will (should?) apply to all LPC devices.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does the IAP implementation for flash erase (either individual sectors or all sectors) check for each sector&lt;/P&gt;&lt;P&gt;being blank and then skipping the erase for that sector. To reduce erase cycles and thereby improve longevity?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;On a similar note, does flash programming check for identical updates and also skip the operation(s).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards, Mike.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 30 Nov 2016 10:24:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635554#M25087</guid>
      <dc:creator>mikesimmonds</dc:creator>
      <dc:date>2016-11-30T10:24:45Z</dc:date>
    </item>
    <item>
      <title>Re: Is IAP Erase Sensibly Optimised?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635555#M25088</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Mike,&lt;/P&gt;&lt;P&gt;I think the IAP erase command is identical for all LPC MCU, however I hasn't found the information of the mechanism of the erase command, maybe only by NDA or it's not shared by the customers.&lt;BR /&gt;Have a great day,&lt;BR /&gt;Ping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Dec 2016 06:52:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635555#M25088</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2016-12-06T06:52:46Z</dc:date>
    </item>
    <item>
      <title>Re: Is IAP Erase Sensibly Optimised?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635556#M25089</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I am not asking for trade secret technical details about the erase or programming algorithms, just whether or not&lt;/P&gt;&lt;P&gt;the IAP code is sensible enough to detect, say, an erase of an already blank sector and if so, skip the erase operation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Surely, that information should not be subject to NDA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Cheers, Mike.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Dec 2016 11:18:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635556#M25089</guid>
      <dc:creator>mikesimmonds</dc:creator>
      <dc:date>2016-12-09T11:18:50Z</dc:date>
    </item>
    <item>
      <title>Re: Is IAP Erase Sensibly Optimised?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635557#M25090</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;From what I have been able to determine, it is NOT smart. That is, it is up to you to determine if a page is identical and not reprogram. It is only a memcmp(), so not a big deal...&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Dec 2016 13:07:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Is-IAP-Erase-Sensibly-Optimised/m-p/635557#M25090</guid>
      <dc:creator>thefallguy</dc:creator>
      <dc:date>2016-12-09T13:07:09Z</dc:date>
    </item>
  </channel>
</rss>

