<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Missing ADC burst sequence interrupt on LPC1125 in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Missing-ADC-burst-sequence-interrupt-on-LPC1125/m-p/610153#M23811</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I'm using LPC1125 with two sequences. Seq A with some channels in single shot mode. Seq B with some channels in burst mode.&amp;nbsp;Both SEQx_INT enabled und EOS (end of sequence) set. The sequences are exclusivly used - so far so good.&lt;/P&gt;&lt;P&gt;Unfortuntely there are circumstances when switching from sequence A to B no Interrupt-Flags of B are set.&lt;/P&gt;&lt;P&gt;What I do during init:&lt;/P&gt;&lt;P&gt;Chip_ADC_Init(...)&lt;/P&gt;&lt;P&gt;Chip_ADC_SetClockRate(...)&lt;/P&gt;&lt;P&gt;Setting Pins for ADC usage...&lt;/P&gt;&lt;P&gt;Chip_ADC_DisableSequencer(LPC_ADC, ADC_SEQA_IDX);&lt;/P&gt;&lt;P&gt;Chip_ADC_DisableSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;Chip_ADC_SetupSequencer(LPC_ADC, ADC_SEQA_IDX, ....&amp;nbsp;| MODE_EOS);&lt;/P&gt;&lt;P&gt;Chip_ADC_SetupSequencer(LPC_ADC, ADC_SEQB_IDX, ....&amp;nbsp;| BURST | MODE_EOS);&lt;/P&gt;&lt;P&gt;Chip_ADC_EnableInt(LPC_ADC, ADC_INTEN_SEQA_ENABLE | ADC_INTEN_SEQB_ENABLE);&lt;/P&gt;&lt;P&gt;Chip_ADC_EnableSequencer(LPC_ADC, ADC_SEQA_IDX);&lt;/P&gt;&lt;P&gt;Chip_ADC_EnableSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;// Note! I use the Interrupt flags only&amp;nbsp;for polling&amp;nbsp;if a sequence is finished&amp;nbsp;- no expectation to call the ISR - no enable in NVIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What I do during switch sequence:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chip_ADC_ClearFlags(LPC_ADC, 0xffffffff);&lt;/P&gt;&lt;P&gt;Chip_ADC_StartBurstSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I do this it does NOT work (no sequence Interrupt flags set in burst mode), except walking through Debugger during switch. Interrupt flags are set in this case in burst mode.&lt;/P&gt;&lt;P&gt;If I do this:&lt;/P&gt;&lt;P&gt;Chip_ADC_ClearFlags(LPC_ADC, 0xffffffff);&lt;/P&gt;&lt;P&gt;for ( int i = 0; i &amp;lt; 1000; i++) { j++; j = LPC_ADC-&amp;gt;Flags; }&lt;/P&gt;&lt;P&gt;Chip_ADC_StartBurstSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;it works. Same Problem when disable/enable sequencer inbetween. Are there any non documented reads/writes or order of Setting bits in control Registers?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;No notes in errata available...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thx, Thomas&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 27 Oct 2016 15:12:37 GMT</pubDate>
    <dc:creator>northtommy</dc:creator>
    <dc:date>2016-10-27T15:12:37Z</dc:date>
    <item>
      <title>Missing ADC burst sequence interrupt on LPC1125</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Missing-ADC-burst-sequence-interrupt-on-LPC1125/m-p/610153#M23811</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I'm using LPC1125 with two sequences. Seq A with some channels in single shot mode. Seq B with some channels in burst mode.&amp;nbsp;Both SEQx_INT enabled und EOS (end of sequence) set. The sequences are exclusivly used - so far so good.&lt;/P&gt;&lt;P&gt;Unfortuntely there are circumstances when switching from sequence A to B no Interrupt-Flags of B are set.&lt;/P&gt;&lt;P&gt;What I do during init:&lt;/P&gt;&lt;P&gt;Chip_ADC_Init(...)&lt;/P&gt;&lt;P&gt;Chip_ADC_SetClockRate(...)&lt;/P&gt;&lt;P&gt;Setting Pins for ADC usage...&lt;/P&gt;&lt;P&gt;Chip_ADC_DisableSequencer(LPC_ADC, ADC_SEQA_IDX);&lt;/P&gt;&lt;P&gt;Chip_ADC_DisableSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;Chip_ADC_SetupSequencer(LPC_ADC, ADC_SEQA_IDX, ....&amp;nbsp;| MODE_EOS);&lt;/P&gt;&lt;P&gt;Chip_ADC_SetupSequencer(LPC_ADC, ADC_SEQB_IDX, ....&amp;nbsp;| BURST | MODE_EOS);&lt;/P&gt;&lt;P&gt;Chip_ADC_EnableInt(LPC_ADC, ADC_INTEN_SEQA_ENABLE | ADC_INTEN_SEQB_ENABLE);&lt;/P&gt;&lt;P&gt;Chip_ADC_EnableSequencer(LPC_ADC, ADC_SEQA_IDX);&lt;/P&gt;&lt;P&gt;Chip_ADC_EnableSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;// Note! I use the Interrupt flags only&amp;nbsp;for polling&amp;nbsp;if a sequence is finished&amp;nbsp;- no expectation to call the ISR - no enable in NVIC&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What I do during switch sequence:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Chip_ADC_ClearFlags(LPC_ADC, 0xffffffff);&lt;/P&gt;&lt;P&gt;Chip_ADC_StartBurstSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I do this it does NOT work (no sequence Interrupt flags set in burst mode), except walking through Debugger during switch. Interrupt flags are set in this case in burst mode.&lt;/P&gt;&lt;P&gt;If I do this:&lt;/P&gt;&lt;P&gt;Chip_ADC_ClearFlags(LPC_ADC, 0xffffffff);&lt;/P&gt;&lt;P&gt;for ( int i = 0; i &amp;lt; 1000; i++) { j++; j = LPC_ADC-&amp;gt;Flags; }&lt;/P&gt;&lt;P&gt;Chip_ADC_StartBurstSequencer(LPC_ADC, ADC_SEQB_IDX);&lt;/P&gt;&lt;P&gt;it works. Same Problem when disable/enable sequencer inbetween. Are there any non documented reads/writes or order of Setting bits in control Registers?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;No notes in errata available...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thx, Thomas&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Oct 2016 15:12:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Missing-ADC-burst-sequence-interrupt-on-LPC1125/m-p/610153#M23811</guid>
      <dc:creator>northtommy</dc:creator>
      <dc:date>2016-10-27T15:12:37Z</dc:date>
    </item>
    <item>
      <title>Re: Missing ADC burst sequence interrupt on LPC1125</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Missing-ADC-burst-sequence-interrupt-on-LPC1125/m-p/610154#M23812</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Thomas,&lt;/P&gt;&lt;P&gt;According to the description, it seems that the ADC operation needs to add a delay time between the flag clearing execution and starting conversion sequences.&lt;/P&gt;&lt;P&gt;I was wondering if you can show me the more testing result to verify the assumption, then I can report the "issue" to AE for checking.&lt;BR /&gt;Have a great day,&lt;BR /&gt;Ping&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Nov 2016 02:52:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Missing-ADC-burst-sequence-interrupt-on-LPC1125/m-p/610154#M23812</guid>
      <dc:creator>jeremyzhou</dc:creator>
      <dc:date>2016-11-03T02:52:17Z</dc:date>
    </item>
  </channel>
</rss>

