<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPC54101 RAM and Flash Speed in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54101-RAM-and-Flash-Speed/m-p/600817#M23326</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;A few questions:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;The data sheet mentions "flash accelerator" but gives no further information. How does this work?&lt;/LI&gt;&lt;LI&gt;Is the RAM zero wait state?&lt;/LI&gt;&lt;LI&gt;Somewhere I think I read that program executing out of RAM has 1 wait state, is this correct?&lt;/LI&gt;&lt;LI&gt;I assume the part has no cache?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Regards &amp;nbsp; --- &amp;nbsp; Roger&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 26 Oct 2016 10:14:15 GMT</pubDate>
    <dc:creator>rogerlittlewood</dc:creator>
    <dc:date>2016-10-26T10:14:15Z</dc:date>
    <item>
      <title>LPC54101 RAM and Flash Speed</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54101-RAM-and-Flash-Speed/m-p/600817#M23326</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;A few questions:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;The data sheet mentions "flash accelerator" but gives no further information. How does this work?&lt;/LI&gt;&lt;LI&gt;Is the RAM zero wait state?&lt;/LI&gt;&lt;LI&gt;Somewhere I think I read that program executing out of RAM has 1 wait state, is this correct?&lt;/LI&gt;&lt;LI&gt;I assume the part has no cache?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Regards &amp;nbsp; --- &amp;nbsp; Roger&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 26 Oct 2016 10:14:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54101-RAM-and-Flash-Speed/m-p/600817#M23326</guid>
      <dc:creator>rogerlittlewood</dc:creator>
      <dc:date>2016-10-26T10:14:15Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54101 RAM and Flash Speed</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54101-RAM-and-Flash-Speed/m-p/600818#M23327</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;On Flash accelerator, there is a bit of information about this in User Manual -4.5.33 Flash Configuration register. The basic concept come from Flash being speed limited at around 3xMHz (depending on wafer process &amp;amp; design), semiconductor suppliers use different techniques to speed things up... namely : Buffers for fetching (Instruction vs Data ), Pre-fetching (for more than 1 buffer), Wait State insertion. There is a trade-off between power &amp;amp; speed. Note :this is NOT Cache or Tightly Coupled Memory (TCM)... this part (most LPC) has no Cache.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As for SRAM in LPC5410x, it is always zero wait state (up to 100MHz).&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope this is clear.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Oct 2016 21:22:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54101-RAM-and-Flash-Speed/m-p/600818#M23327</guid>
      <dc:creator>ckphua</dc:creator>
      <dc:date>2016-10-27T21:22:37Z</dc:date>
    </item>
  </channel>
</rss>

