<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic bit 0 LPC_CGU-&amp;gt;PLL1_STAT change in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/bit-0-LPC-CGU-gt-PLL1-STAT-change/m-p/597313#M23100</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;When the processor start, the bit 0 of LPC_CGU-&amp;gt;PLL1_STAT change betwen 1 and 0.&lt;/P&gt;&lt;P&gt;This cause the function Chip_Clock_GetRate(CLK_MX_MXCORE) return 0 because Chip_Clock_GetMainPLLHz() return 0.&lt;/P&gt;&lt;P&gt;What time recommend waiting for it to stabilize?&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 14 Aug 2016 18:40:49 GMT</pubDate>
    <dc:creator>gustavomuro</dc:creator>
    <dc:date>2016-08-14T18:40:49Z</dc:date>
    <item>
      <title>bit 0 LPC_CGU-&gt;PLL1_STAT change</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/bit-0-LPC-CGU-gt-PLL1-STAT-change/m-p/597313#M23100</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;When the processor start, the bit 0 of LPC_CGU-&amp;gt;PLL1_STAT change betwen 1 and 0.&lt;/P&gt;&lt;P&gt;This cause the function Chip_Clock_GetRate(CLK_MX_MXCORE) return 0 because Chip_Clock_GetMainPLLHz() return 0.&lt;/P&gt;&lt;P&gt;What time recommend waiting for it to stabilize?&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 14 Aug 2016 18:40:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/bit-0-LPC-CGU-gt-PLL1-STAT-change/m-p/597313#M23100</guid>
      <dc:creator>gustavomuro</dc:creator>
      <dc:date>2016-08-14T18:40:49Z</dc:date>
    </item>
    <item>
      <title>Re: bit 0 LPC_CGU-&gt;PLL1_STAT change</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/bit-0-LPC-CGU-gt-PLL1-STAT-change/m-p/597314#M23101</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Gustavo,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Could you please tell us what the chip you are using now?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Then we can help you to check it or find a code for your reference .&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Waiting for your reply!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Kerry&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Sep 2016 04:24:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/bit-0-LPC-CGU-gt-PLL1-STAT-change/m-p/597314#M23101</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2016-09-14T04:24:40Z</dc:date>
    </item>
  </channel>
</rss>

