<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC11U6x/E6x uDMA -&amp;gt; HS GPIO = DMA error. NXP, please give a yes/no answer. in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC11U6x-E6x-uDMA-gt-HS-GPIO-DMA-error-NXP-please-give-a-yes-no/m-p/596693#M23089</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jonne,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Apologize for the delay response. We have been looking into the design and have confirmed that the LPC11U6x/LPC11E6x's DMA doesn't support GPIOs. We will correct the figure in the user manual.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is a limitation in our architecture since the GPIO interface are tied directly to the IOP interface. &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Amish&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 02 Sep 2016 17:34:27 GMT</pubDate>
    <dc:creator>amish_desai</dc:creator>
    <dc:date>2016-09-02T17:34:27Z</dc:date>
    <item>
      <title>LPC11U6x/E6x uDMA -&gt; HS GPIO = DMA error. NXP, please give a yes/no answer.</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC11U6x-E6x-uDMA-gt-HS-GPIO-DMA-error-NXP-please-give-a-yes-no/m-p/596692#M23088</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I've searched all information for the answer to this one (including previous questions here by Paolo Bernasconi).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I try to write with DMA from SRAM to a GPIO register (byte, word, pin, set etc), I get a DMA error. The exact same code works perfectly in memory-to-memory transfers.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As Paolo pointed out, Figure 3 of the AHB multilayer matrix on page 14 of the UM10732 user manual for LPC11U6x/E6x indicates, that HSGPIO is connected to the DMA. However, in practice, I can't get it to work.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Now, can we please get &lt;SPAN style="text-decoration: underline;"&gt;an expert&lt;/SPAN&gt; from NXP side to clarify this once and for all. If anyone from NXP is reading this, and does not know the answer, please consult your colleagues before answering. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;1) Can we use DMA to drive GPIO on the LPC11U6x/LPC11E6x? Yes/No&lt;/P&gt;&lt;P&gt;2) If yes, how is it done? Don't just say it "should be possible", if you can't explain/have no practical experience of how it is done. &lt;/P&gt;&lt;P&gt;3) If no, is this a general limitation imposed by the Cortex-M0+ bus/uDMA design, or a limitation in this NXP chip family? (bonus question for extra points)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;WBR,&lt;/P&gt;&lt;P&gt;J&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 15 Aug 2016 05:22:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC11U6x-E6x-uDMA-gt-HS-GPIO-DMA-error-NXP-please-give-a-yes-no/m-p/596692#M23088</guid>
      <dc:creator>jonnevalola</dc:creator>
      <dc:date>2016-08-15T05:22:45Z</dc:date>
    </item>
    <item>
      <title>Re: LPC11U6x/E6x uDMA -&gt; HS GPIO = DMA error. NXP, please give a yes/no answer.</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC11U6x-E6x-uDMA-gt-HS-GPIO-DMA-error-NXP-please-give-a-yes-no/m-p/596693#M23089</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jonne,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Apologize for the delay response. We have been looking into the design and have confirmed that the LPC11U6x/LPC11E6x's DMA doesn't support GPIOs. We will correct the figure in the user manual.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This is a limitation in our architecture since the GPIO interface are tied directly to the IOP interface. &amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Amish&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 02 Sep 2016 17:34:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC11U6x-E6x-uDMA-gt-HS-GPIO-DMA-error-NXP-please-give-a-yes-no/m-p/596693#M23089</guid>
      <dc:creator>amish_desai</dc:creator>
      <dc:date>2016-09-02T17:34:27Z</dc:date>
    </item>
    <item>
      <title>Re: LPC11U6x/E6x uDMA -&gt; HS GPIO = DMA error. NXP, please give a yes/no answer.</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC11U6x-E6x-uDMA-gt-HS-GPIO-DMA-error-NXP-please-give-a-yes-no/m-p/596694#M23090</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Amish&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for the answer and taking the time to research it.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;WBR&lt;/P&gt;&lt;P&gt;Jonne&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 10 Sep 2016 07:13:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC11U6x-E6x-uDMA-gt-HS-GPIO-DMA-error-NXP-please-give-a-yes-no/m-p/596694#M23090</guid>
      <dc:creator>jonnevalola</dc:creator>
      <dc:date>2016-09-10T07:13:17Z</dc:date>
    </item>
  </channel>
</rss>

