<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックDeep power down - SRAM</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Deep-power-down-SRAM/m-p/517661#M2300</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by kiryat8 on Wed Feb 05 07:54:44 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I would like to set my LPC1752 to the lower power mode "Deep power down".&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Am I correct in understanding that the SRAM is not maintained in this mode while it is stable in all other modes?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 17:30:49 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T17:30:49Z</dc:date>
    <item>
      <title>Deep power down - SRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Deep-power-down-SRAM/m-p/517661#M2300</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by kiryat8 on Wed Feb 05 07:54:44 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I would like to set my LPC1752 to the lower power mode "Deep power down".&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Am I correct in understanding that the SRAM is not maintained in this mode while it is stable in all other modes?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:30:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Deep-power-down-SRAM/m-p/517661#M2300</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:30:49Z</dc:date>
    </item>
    <item>
      <title>Re: Deep power down - SRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Deep-power-down-SRAM/m-p/517662#M2301</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mc on Wed Feb 05 20:05:21 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi kiryat,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;You are correct. In Deep Power-down mode, power is shut off to the entire chip with the exception of the&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Real-Time Clock, the RESET pin, the WIC, and the RTC backup registers.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Check app note here&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.lpcware.com%2Fcontent%2Fnxpfile%2Fan10915-using-lpc1700-power-modes" rel="nofollow" target="_blank"&gt;http://www.lpcware.com/content/nxpfile/an10915-using-lpc1700-power-modes&lt;/A&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:30:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Deep-power-down-SRAM/m-p/517662#M2301</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:30:50Z</dc:date>
    </item>
  </channel>
</rss>

