<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRAM banks, shadowing</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/RAM-banks-shadowing/m-p/583949#M20947</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by charchar on Mon Jan 30 14:07:06 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I really like the numerous RAM banks on the LPC4350--- lots of flexibility!&amp;nbsp; I'm looking at Table 8 and at Figure 3 of the LPC43xx User Manual.&amp;nbsp; It looks like based on Figure 3, the 128k RAM bank is separated into a 96K and 32K bank, or 2 banks.&amp;nbsp; But Table 8 shows that the 128K bank is not separated and is 1 bank.&amp;nbsp; I'm guessing that there is 1 bank on the LPC4350 and that the 2 banks in Figure 3 are delineating the different parts in the family.&amp;nbsp; (yes?)&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;This is more of a request---&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;It would be advantageous to have the 128K bank at 0x10000000 and the 72K bank at 0x10080000 be contiguous.&amp;nbsp; By shadowing the 128K bank from 0x10020000 to 0x1007ffff this could be achieved.&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;thanks!&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 19:10:19 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T19:10:19Z</dc:date>
    <item>
      <title>RAM banks, shadowing</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/RAM-banks-shadowing/m-p/583949#M20947</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by charchar on Mon Jan 30 14:07:06 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I really like the numerous RAM banks on the LPC4350--- lots of flexibility!&amp;nbsp; I'm looking at Table 8 and at Figure 3 of the LPC43xx User Manual.&amp;nbsp; It looks like based on Figure 3, the 128k RAM bank is separated into a 96K and 32K bank, or 2 banks.&amp;nbsp; But Table 8 shows that the 128K bank is not separated and is 1 bank.&amp;nbsp; I'm guessing that there is 1 bank on the LPC4350 and that the 2 banks in Figure 3 are delineating the different parts in the family.&amp;nbsp; (yes?)&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;This is more of a request---&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;It would be advantageous to have the 128K bank at 0x10000000 and the 72K bank at 0x10080000 be contiguous.&amp;nbsp; By shadowing the 128K bank from 0x10020000 to 0x1007ffff this could be achieved.&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;thanks!&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:10:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/RAM-banks-shadowing/m-p/583949#M20947</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:10:19Z</dc:date>
    </item>
  </channel>
</rss>

