<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SPI driver in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582087#M20595</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by rogerwilson on Thu Oct 01 13:01:27 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks for your interest.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I agree but according to my debugger experiments, it was. I know the UM very well to say the least but it's the LPC driver code that's a mystery. I've actually given up in the Int version and am using the Blocking version now. They seem so similar and can't understand what the difference in operation is so that'll do for my application. It's just a shame there's no documentation at all (online or otherwise) which would help.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Rog.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 20:22:02 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T20:22:02Z</dc:date>
    <item>
      <title>SPI driver</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582083#M20591</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by rogerwilson on Wed Sep 30 06:30:24 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Is there any explanatory notes regarding how the SPI driver is supposed to work please? I'm having a hard time figuring out how Chip_SSP_Int_RWFrames8Bits(...) works when used in the SPI example code. It looks like it would run OK without the ISR but doesn't. Also why does the ISR contain a call to Chip_SSP_Int_RWFrames8Bits(...) ? The ISR seems to be run once per bit. I'm confused and wondered if there was any helpful notes somewhere.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;TIA,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Rog.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 20:22:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582083#M20591</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T20:22:00Z</dc:date>
    </item>
    <item>
      <title>Re: SPI driver</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582084#M20592</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by R2D2 on Wed Sep 30 06:48:37 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;HR /&gt;&lt;SPAN style="color: #0000ff;"&gt;&lt;STRONG&gt;Quote: rogerwilson&lt;/STRONG&gt;&lt;BR /&gt;I'm confused and wondered if there was any helpful notes somewhere.&lt;BR /&gt;&lt;/SPAN&gt;&lt;HR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;And I'm confused which MCU we are talking about&amp;nbsp; :~ &lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 20:22:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582084#M20592</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T20:22:01Z</dc:date>
    </item>
    <item>
      <title>Re: SPI driver</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582085#M20593</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by rogerwilson on Wed Sep 30 08:12:56 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Sorry, vital information left out there!&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;It's an LPC1113/302.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Rog.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 20:22:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582085#M20593</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T20:22:01Z</dc:date>
    </item>
    <item>
      <title>Re: SPI driver</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582086#M20594</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by rocketdawg on Thu Oct 01 06:50:06 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;HR /&gt;&lt;SPAN style="color: #0000ff;"&gt;&lt;STRONG&gt;Quote: rogerwilson&lt;/STRONG&gt;&lt;BR /&gt;Hi,&lt;BR /&gt; The ISR seems to be run once per bit. I'm confused and wondered if there was any helpful notes somewhere.&lt;BR /&gt;Rog.&lt;/SPAN&gt;&lt;HR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;No, it cannot do that.&amp;nbsp; This part has a FIFO and table of section 14.6.6/7 of UM10398 refers to the conditions upon which an interrupt may occur.&amp;nbsp; Once per bit is not one of them.&amp;nbsp; Section 14.7 explains the functional description.&amp;nbsp; LPCOpen does abstract away much of the hardware specifics, but if one needs to know, then the User Manual is your reference.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 20:22:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582086#M20594</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T20:22:02Z</dc:date>
    </item>
    <item>
      <title>Re: SPI driver</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582087#M20595</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by rogerwilson on Thu Oct 01 13:01:27 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks for your interest.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I agree but according to my debugger experiments, it was. I know the UM very well to say the least but it's the LPC driver code that's a mystery. I've actually given up in the Int version and am using the Blocking version now. They seem so similar and can't understand what the difference in operation is so that'll do for my application. It's just a shame there's no documentation at all (online or otherwise) which would help.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Rog.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 20:22:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-driver/m-p/582087#M20595</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T20:22:02Z</dc:date>
    </item>
  </channel>
</rss>

