<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックSwitching core clock to 204MHz repeatedly causes a system crash</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579685#M20105</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mirfan on Wed Nov 28 05:13:06 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I am working at Mentor Graphics and hoping to add Power Management support to LPC4350. I am using a HITEX board. My demo application switches the core at different operating frequencies (12MHz,48MHz, 96MHz and 204MHz) after every 2 seconds. The issue I am facing is somewhat already known i.e. Core crashes if its clock is ramped up from below 90MHz to 204MHz. The issue does not appear every time I make a switch. Right now I get a crash after around 40 mins. During this time the core is continuously moved to all the other operating frequencies without an issue but eventually it crashes. I have also put in the work around of moving the core to 204MHz in multiple steps using the FASTBOOT example as a reference. The code is running from internal SRAM.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Irfan&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 19:04:24 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T19:04:24Z</dc:date>
    <item>
      <title>Switching core clock to 204MHz repeatedly causes a system crash</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579685#M20105</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mirfan on Wed Nov 28 05:13:06 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I am working at Mentor Graphics and hoping to add Power Management support to LPC4350. I am using a HITEX board. My demo application switches the core at different operating frequencies (12MHz,48MHz, 96MHz and 204MHz) after every 2 seconds. The issue I am facing is somewhat already known i.e. Core crashes if its clock is ramped up from below 90MHz to 204MHz. The issue does not appear every time I make a switch. Right now I get a crash after around 40 mins. During this time the core is continuously moved to all the other operating frequencies without an issue but eventually it crashes. I have also put in the work around of moving the core to 204MHz in multiple steps using the FASTBOOT example as a reference. The code is running from internal SRAM.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Irfan&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:04:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579685#M20105</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:04:24Z</dc:date>
    </item>
    <item>
      <title>Re: Switching core clock to 204MHz repeatedly causes a system crash</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579686#M20106</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nxp21346 on Wed Nov 28 14:28:58 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi!&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;To ramp up the clock frequency from low frequencies (&amp;lt; 90 MHz), you must increase the core clock BASE_M4_CLK in two steps from low frequencies to mid-range frequencies (90 MHz to 110 MHz) and subsequently from mid-level frequencies to high frequencies (up to 204 MHz). This is in the User's Manual in the CGU section.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;-Dave @ nxp&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:04:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579686#M20106</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:04:26Z</dc:date>
    </item>
    <item>
      <title>Re: Switching core clock to 204MHz repeatedly causes a system crash</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579687#M20107</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by bjorn1989 on Fri Dec 20 08:15:09 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Dear Mirfan,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;how do you change the core frequency, I also want to set the Core clock to 204MHz. I am using the MCB4300 board but the core is the same.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I know it must be done in steps, I use the PLL1_CTRL register to setup the dividers, XTAL as input ect.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Kindly thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:04:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579687#M20107</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:04:26Z</dc:date>
    </item>
    <item>
      <title>Re: Switching core clock to 204MHz repeatedly causes a system crash</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579688#M20108</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by bjorn1989 on Tue Dec 24 05:33:47 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks, I did found how to do this.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;// clock init&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;CGU_SetXTALOSC(12000000);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;CGU_EnableEntity(CGU_CLKSRC_XTAL_OSC, ENABLE);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;CGU_EntityConnect(CGU_CLKSRC_XTAL_OSC, CGU_CLKSRC_PLL1);&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;LPC_CGU-&amp;gt;PLL1_CTRL |= (0x10&amp;lt;&amp;lt;16)| (1&amp;lt;&amp;lt;12) | (1&amp;lt;&amp;lt;8) |(1&amp;lt;&amp;lt;6)|(0&amp;lt;&amp;lt;7) |(0&amp;lt;&amp;lt;1); // powerdown&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;while((LPC_CGU-&amp;gt;PLL1_STAT&amp;amp;1) == 0){};&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; //wait to lock&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;CGU_EnableEntity(CGU_CLKSRC_PLL1, ENABLE);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;CGU_EntityConnect(CGU_CLKSRC_PLL1, CGU_BASE_M4);&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;CGU_UpdateClock();&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;// end clock init&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:04:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Switching-core-clock-to-204MHz-repeatedly-causes-a-system-crash/m-p/579688#M20108</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:04:27Z</dc:date>
    </item>
  </channel>
</rss>

