<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックMCB4357 download issue</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/MCB4357-download-issue/m-p/570376#M18142</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by oliveryang on Tue Aug 19 00:38:19 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I was trying the LPCOpen example on Keil MCB4357 board but encountered an issue.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The examples I was running are "FreeRTOS Blinky" located in "\applications\lpc18xx_43xx\iar_ewarm_projects\keil_mcb_4357\dualcore\freertos_blinky" and "\applications\lpc18xx_43xx\iar_ewarm_projects\keil_mcb_4357\dualcore\freertos_blinky_m0." Both projects passed the build, and I could download the image into M4 core with no problem. When I tried to download the image into M0 core, it showed "execution failure in flash loader."&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Does anyone have idea what did I miss here to run the example? Thanks for your help.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The log is attached below.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;==============================&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\debugger\NXP\Trace_LPC18xx_LPC43xx.dmac &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:17: Skipping flash loading pass because there is no data in the designated range: 0x1A000000-0x1A7FFFFF. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\flashloader\NXP\FlashNXPLPC18xx.mac &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: JLINK command: ProjectFile = D:\nxp_workplace\applications\lpc18xx_43xx\iar_ewarm_projects\keil_mcb_4357\dualcore\freertos_blinky_m0\settings\freertos_blinky_m0_iflash_keil_mcb_4357.jlink, return = 0 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: JLINK command: scriptfile = C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\debugger\NXP\LPC4350_DebugCortexM0.JLinkScript, return = 0 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: Device "LPC4357_M0" selected (0 KB flash, 0 KB RAM). &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: DLL version: V4.82 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: Firmware: J-Link V9 compiled Mar 10 2014 19:02:08 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: JTAG speed is initially set to: 32 kHz &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: TotalIRLen = 8, IRPrint = 0x0011 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: TotalIRLen = 8, IRPrint = 0x0011 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Found Cortex-M0 r0p0, Little endian. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: FPUnit: 2 code (BP) slots and 0 literal slots &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: LPC43xx Cortex-M0 (reset): Performing core reset for Cortex-M0 co-processor. No other reset types available for this core. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Warning: T-bit of XPSR is 0 but should be 1. Changed to 1. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Warning: T-bit of XPSR is 0 but should be 1. Changed to 1. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: J-Link script: Performing reset sequence &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Warning: T-bit of XPSR is 0 but should be 1. Changed to 1. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Hardware reset with strategy 0 was performed &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Initial reset was performed &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Found 2 JTAG devices, Total IRLen = 8: &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19:&amp;nbsp; #0 Id: 0x4BA00477, IRLen:&amp;nbsp; 4, IRPrint: 0x1 CoreSight JTAG-DP &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19:&amp;nbsp; #1 Id: 0x0BA01477, IRLen:&amp;nbsp; 4, IRPrint: 0x1 CoreSight SW-DP &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: ------- Prepare for flashloader ------- &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: 1504 bytes downloaded and verified (15.79 Kbytes/sec) &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\flashloader\NXP\FlashNXPLPC18xx_RAM40K.out &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Target reset &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\flashloader\NXP\FlashNXPLPC18xx.mac &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Execution failure in flash loader. &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:54:05 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:54:05Z</dc:date>
    <item>
      <title>MCB4357 download issue</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/MCB4357-download-issue/m-p/570376#M18142</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by oliveryang on Tue Aug 19 00:38:19 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I was trying the LPCOpen example on Keil MCB4357 board but encountered an issue.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The examples I was running are "FreeRTOS Blinky" located in "\applications\lpc18xx_43xx\iar_ewarm_projects\keil_mcb_4357\dualcore\freertos_blinky" and "\applications\lpc18xx_43xx\iar_ewarm_projects\keil_mcb_4357\dualcore\freertos_blinky_m0." Both projects passed the build, and I could download the image into M4 core with no problem. When I tried to download the image into M0 core, it showed "execution failure in flash loader."&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Does anyone have idea what did I miss here to run the example? Thanks for your help.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The log is attached below.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;==============================&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\debugger\NXP\Trace_LPC18xx_LPC43xx.dmac &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:17: Skipping flash loading pass because there is no data in the designated range: 0x1A000000-0x1A7FFFFF. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\flashloader\NXP\FlashNXPLPC18xx.mac &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: JLINK command: ProjectFile = D:\nxp_workplace\applications\lpc18xx_43xx\iar_ewarm_projects\keil_mcb_4357\dualcore\freertos_blinky_m0\settings\freertos_blinky_m0_iflash_keil_mcb_4357.jlink, return = 0 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: JLINK command: scriptfile = C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\debugger\NXP\LPC4350_DebugCortexM0.JLinkScript, return = 0 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: Device "LPC4357_M0" selected (0 KB flash, 0 KB RAM). &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: DLL version: V4.82 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: Firmware: J-Link V9 compiled Mar 10 2014 19:02:08 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: JTAG speed is initially set to: 32 kHz &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:18: TotalIRLen = 8, IRPrint = 0x0011 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: TotalIRLen = 8, IRPrint = 0x0011 &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Found Cortex-M0 r0p0, Little endian. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: FPUnit: 2 code (BP) slots and 0 literal slots &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: LPC43xx Cortex-M0 (reset): Performing core reset for Cortex-M0 co-processor. No other reset types available for this core. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Warning: T-bit of XPSR is 0 but should be 1. Changed to 1. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Warning: T-bit of XPSR is 0 but should be 1. Changed to 1. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: J-Link script: Performing reset sequence &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Warning: T-bit of XPSR is 0 but should be 1. Changed to 1. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Hardware reset with strategy 0 was performed &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Initial reset was performed &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: Found 2 JTAG devices, Total IRLen = 8: &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19:&amp;nbsp; #0 Id: 0x4BA00477, IRLen:&amp;nbsp; 4, IRPrint: 0x1 CoreSight JTAG-DP &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19:&amp;nbsp; #1 Id: 0x0BA01477, IRLen:&amp;nbsp; 4, IRPrint: 0x1 CoreSight SW-DP &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:19: ------- Prepare for flashloader ------- &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: 1504 bytes downloaded and verified (15.79 Kbytes/sec) &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\flashloader\NXP\FlashNXPLPC18xx_RAM40K.out &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Target reset &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.0\arm\config\flashloader\NXP\FlashNXPLPC18xx.mac &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 14:42:20: Execution failure in flash loader. &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:54:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/MCB4357-download-issue/m-p/570376#M18142</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:54:05Z</dc:date>
    </item>
    <item>
      <title>Re: MCB4357 download issue</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/MCB4357-download-issue/m-p/570377#M18143</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by oliveryang on Tue Aug 19 01:15:29 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Just found out the answer &lt;/SPAN&gt;&lt;A href="http://http://www.lpcware.com/content/forum/trouble-building-dual-core-blink-example-lcp4330-xplorer-board#comment-1139417"&gt;here&lt;/A&gt;&lt;SPAN&gt; for the downloading part. There is still yet another issue. In M4 debugging mode, there is an "error (col15): No such field." The program is running but the blinking speed is a half as it should be. LED1 blinks at 1 Hz and LED2 blinks at 0.5Hz.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Below is the final few lines of the log:&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;========================&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 16:02:18: Hardware reset with strategy 0 was performed &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 16:02:18: Target reset &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Tue Aug 19, 2014 16:02:20: Error (col 15): No such field.&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:54:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/MCB4357-download-issue/m-p/570377#M18143</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:54:06Z</dc:date>
    </item>
  </channel>
</rss>

