<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: Programming an LPC4337 thru JTAG interface.</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Programming-an-LPC4337-thru-JTAG-interface/m-p/569279#M17914</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by embd02161991 on Thu Apr 30 16:27:56 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;In LPC43xx devices, when the DBGEN pin is HIGH, the ARM debug mode is entered. This is required for debugging using JTAG. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;When the DBGEN pin is LOW, JTAG BSDL is entered.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;NXP Technical Support&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:53:26 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:53:26Z</dc:date>
    <item>
      <title>Programming an LPC4337 thru JTAG interface.</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Programming-an-LPC4337-thru-JTAG-interface/m-p/569278#M17913</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by ferovious on Thu Apr 30 16:00:23 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hello,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I'm debugging a board with an LPC4337 that was intended to be programmed (and I assume FLASHed using the IAP) through the JTAG interface with DBGEN tied low. Is programming it this way possible?&amp;nbsp; Most of the reference designs I have seen or read about suggest that DBGEN should be pulled high.&amp;nbsp; I appreciate any pointers, guidance, or comments.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks!&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:53:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Programming-an-LPC4337-thru-JTAG-interface/m-p/569278#M17913</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:53:25Z</dc:date>
    </item>
    <item>
      <title>Re: Programming an LPC4337 thru JTAG interface.</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Programming-an-LPC4337-thru-JTAG-interface/m-p/569279#M17914</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by embd02161991 on Thu Apr 30 16:27:56 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;In LPC43xx devices, when the DBGEN pin is HIGH, the ARM debug mode is entered. This is required for debugging using JTAG. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;When the DBGEN pin is LOW, JTAG BSDL is entered.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;NXP Technical Support&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:53:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Programming-an-LPC4337-thru-JTAG-interface/m-p/569279#M17914</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:53:26Z</dc:date>
    </item>
  </channel>
</rss>

