<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLPC82x enabling MTB without patches to runtime code</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC82x-enabling-MTB-without-patches-to-runtime-code/m-p/567458#M17534</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Shoichi Kojima on Tue Jan 19 05:26:35 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I'm trying to utilize MTB on LPC824.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Not as well as LPC81x, it has clock gate for MTB block.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;bit26 of SYSCON-&amp;gt;SYSCLKCTRL is the control bit to enable it.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I've been using Keil MDK-ARM and uVision debugger.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Normally, under this environment, debugger initialization file script allows&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;register modification interruptively at RESET operation, such as after&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Flash download completion before I make it run.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;So, usually I do not need to patch my code just to enable MTB.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;But, with LPC824, this procedure does not work as expected.....&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;As far as I tracked the boot process of LPC824, in any boot mode cases,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;some portion of boot ROM runs and it carelessly over-write SYSCON-SYSAHBCLKCTRL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;with value 0xDF, which clears the clock enabling to MTB.. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Initially at power-up, that register is read as 0x1F. Maybe this is the native&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;hardware reset value and the value 0xDF (which is described in User manual)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;is the one that the ROM code determines.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Does anyone know the smat way to enable (keep-enabling) MTB without code&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;patch after Flash downloading before make it run ?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 20:08:21 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T20:08:21Z</dc:date>
    <item>
      <title>LPC82x enabling MTB without patches to runtime code</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC82x-enabling-MTB-without-patches-to-runtime-code/m-p/567458#M17534</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Shoichi Kojima on Tue Jan 19 05:26:35 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I'm trying to utilize MTB on LPC824.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Not as well as LPC81x, it has clock gate for MTB block.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;bit26 of SYSCON-&amp;gt;SYSCLKCTRL is the control bit to enable it.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I've been using Keil MDK-ARM and uVision debugger.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Normally, under this environment, debugger initialization file script allows&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;register modification interruptively at RESET operation, such as after&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Flash download completion before I make it run.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;So, usually I do not need to patch my code just to enable MTB.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;But, with LPC824, this procedure does not work as expected.....&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;As far as I tracked the boot process of LPC824, in any boot mode cases,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;some portion of boot ROM runs and it carelessly over-write SYSCON-SYSAHBCLKCTRL&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;with value 0xDF, which clears the clock enabling to MTB.. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Initially at power-up, that register is read as 0x1F. Maybe this is the native&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;hardware reset value and the value 0xDF (which is described in User manual)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;is the one that the ROM code determines.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Does anyone know the smat way to enable (keep-enabling) MTB without code&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;patch after Flash downloading before make it run ?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 20:08:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC82x-enabling-MTB-without-patches-to-runtime-code/m-p/567458#M17534</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T20:08:21Z</dc:date>
    </item>
  </channel>
</rss>

