<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックSDRAM vs SRAM</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-vs-SRAM/m-p/562956#M16583</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tomkulaga on Sat Feb 02 15:24:25 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Would an SRAM greatly outperform an SDRAM for the lpc4337?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Not looking at capacity but purely at the time required to read a fixed number of bytes from a 200 Mhz SDRAM and a 10ns SRAM.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:48:26 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:48:26Z</dc:date>
    <item>
      <title>SDRAM vs SRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-vs-SRAM/m-p/562956#M16583</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tomkulaga on Sat Feb 02 15:24:25 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Would an SRAM greatly outperform an SDRAM for the lpc4337?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Not looking at capacity but purely at the time required to read a fixed number of bytes from a 200 Mhz SDRAM and a 10ns SRAM.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:48:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-vs-SRAM/m-p/562956#M16583</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:48:26Z</dc:date>
    </item>
    <item>
      <title>Re: SDRAM vs SRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-vs-SRAM/m-p/562957#M16584</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nxp21346 on Wed Feb 06 12:13:46 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;The synchronous bus used by the SDRAM is typically more efficient than the asynchronous bus used by SRAM. However, you have specified using a 10 ns SRAM which is very quick so it may be comparable. Also, SDRAM operation at 200 MHz is not supported on the LPC43xx (the maximum is 120 MHz).&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;-Dave @ NXP&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:48:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-vs-SRAM/m-p/562957#M16584</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:48:27Z</dc:date>
    </item>
    <item>
      <title>Re: SDRAM vs SRAM</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-vs-SRAM/m-p/562958#M16585</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tomkulaga on Wed Feb 06 13:47:17 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks for that&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:48:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SDRAM-vs-SRAM/m-p/562958#M16585</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:48:27Z</dc:date>
    </item>
  </channel>
</rss>

