<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollers中的主题 Re: Both cores from SRAM, is it possible?</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Both-cores-from-SRAM-is-it-possible/m-p/555979#M15060</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by lpcxpresso-support on Mon Sep 28 15:08:36 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;First check the MCU Settings memory configuration for both the M4 and M0+ projects to be sure code/data is located and ordered as you expect. Don't forget to check the heap start and stack pointer initialization for each MCU (symbols _pvHeapStart and _vStackTop respectively in each map file). it could be an MCU stack is overwriting RAM some place it shouldn't be.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks and regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;LPCXpresso Support&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 19:57:00 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T19:57:00Z</dc:date>
    <item>
      <title>Both cores from SRAM, is it possible?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Both-cores-from-SRAM-is-it-possible/m-p/555978#M15059</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by filartrix on Mon Sep 28 04:32:25 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;My question is: is it possible to run Cortex M4 code from SRAM?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I understand that power consumption when code is executed from SRAM is much lower.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I'm able to have the code of M4 only running from SRAM, and the M0+ running from SRAM, but when I try to use both corese runningfrom SRAM I have issues.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Here's my configuration:&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Core M0+ Running from SRAM 1 (32 Kb)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Core M4 sunning from SRAM 0 (64Kb)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;The problem is that with Dual core, the code immediately goes in Hard Fault, without even reaching the main()&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Code size for both cores is around 40Kb&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;If I disable&amp;nbsp; the dual core option, it works!&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:56:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Both-cores-from-SRAM-is-it-possible/m-p/555978#M15059</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:56:59Z</dc:date>
    </item>
    <item>
      <title>Re: Both cores from SRAM, is it possible?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Both-cores-from-SRAM-is-it-possible/m-p/555979#M15060</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by lpcxpresso-support on Mon Sep 28 15:08:36 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;First check the MCU Settings memory configuration for both the M4 and M0+ projects to be sure code/data is located and ordered as you expect. Don't forget to check the heap start and stack pointer initialization for each MCU (symbols _pvHeapStart and _vStackTop respectively in each map file). it could be an MCU stack is overwriting RAM some place it shouldn't be.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks and regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;LPCXpresso Support&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:57:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Both-cores-from-SRAM-is-it-possible/m-p/555979#M15060</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:57:00Z</dc:date>
    </item>
  </channel>
</rss>

