<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLPC4350 SSP slave</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4350-SSP-slave/m-p/550413#M14007</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by JMRouxel on Fri Nov 07 06:11:10 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hello,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I'm working on the implementation of a SSP slave with interrupt.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I need to be notified when the first byte is sent by the master, but with this SSP controller, I see in the datasheet we have this notification when the Rx FIFO is at least half full.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Is there a way to have one interrupt upon arrival of the first byte ?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Jean-Marc&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:34:43 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:34:43Z</dc:date>
    <item>
      <title>LPC4350 SSP slave</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4350-SSP-slave/m-p/550413#M14007</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by JMRouxel on Fri Nov 07 06:11:10 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hello,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I'm working on the implementation of a SSP slave with interrupt.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I need to be notified when the first byte is sent by the master, but with this SSP controller, I see in the datasheet we have this notification when the Rx FIFO is at least half full.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Is there a way to have one interrupt upon arrival of the first byte ?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Jean-Marc&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:34:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4350-SSP-slave/m-p/550413#M14007</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:34:43Z</dc:date>
    </item>
    <item>
      <title>Re: LPC4350 SSP slave</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4350-SSP-slave/m-p/550414#M14008</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by MikeSimmonds on Fri Nov 07 09:35:50 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Set the FIFO size to two (2) maybe?&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:34:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC4350-SSP-slave/m-p/550414#M14008</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:34:43Z</dc:date>
    </item>
  </channel>
</rss>

