<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollers中的主题 Re: LPCOpen returns wrong dividerIndex for LPC_ETHERNET-&amp;gt;MAC.MCFG</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPCOpen-returns-wrong-dividerIndex-for-LPC-ETHERNET-gt-MAC-MCFG/m-p/548350#M13633</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by xianghuiwang on Sun Oct 20 12:18:08 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi, Qwaszx,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;We are investigating on the possible issue you mentioned. Will update soon.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;By the way, the current silicon has an errata on the MII interface. You can review the details on the errata sheet: &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.lpcware.com%2Fcontent%2Fnxpfile%2Ferrata-sheet-lpc407x8x-eslpc407x8x" rel="nofollow" target="_blank"&gt;http://www.lpcware.com/content/nxpfile/errata-sheet-lpc407x8x-eslpc407x8x&lt;/A&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:30:45 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:30:45Z</dc:date>
    <item>
      <title>LPCOpen returns wrong dividerIndex for LPC_ETHERNET-&gt;MAC.MCFG</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPCOpen-returns-wrong-dividerIndex-for-LPC-ETHERNET-gt-MAC-MCFG/m-p/548349#M13632</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by qwaszx on Fri Jun 21 04:53:49 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;P&gt;In file enet_17xx_40xx.c function:&lt;/P&gt;&lt;BR /&gt;&lt;P&gt;&amp;lt;em&amp;gt;uint32_t Chip_ENET_FindMIIDiv(LPC_ENET_T *pENET, uint32_t clockRate)&amp;lt;/em&amp;gt;&lt;/P&gt;&lt;BR /&gt;&lt;P&gt;returns &amp;lt;em&amp;gt;(dividerIndex-1)&amp;lt;/em&amp;gt; that it should.&lt;/P&gt;&lt;BR /&gt;&lt;P&gt;For example for System Clock Rate 120MHz and clockRate 2.5MHz it returns 12. This means that clock divider for MDC is 44, and MDC freq = 120 / 44 =&amp;nbsp; 2.73MHz&lt;/P&gt;&lt;BR /&gt;&lt;P&gt;To correct this issue following table should be changed:&lt;/P&gt;&lt;BR /&gt;&lt;P&gt;&amp;nbsp;STATIC const uint8_t EnetClkDiv[] = {&amp;lt;span style="text-decoration: underline;"&amp;gt;&amp;lt;em&amp;gt;&amp;lt;strong&amp;gt;4,&amp;lt;/strong&amp;gt;&amp;lt;/em&amp;gt;&amp;lt;/span&amp;gt; 4, 6, 8, 10, 14, 20, 28, 36, 40, 44, 48, 52, 56, 60, 64};&lt;/P&gt;&lt;BR /&gt;&lt;P&gt;And does anyone know why every "Maximum AHB clock supported" in table 159 of UM10562 "LPC408x/407x User manual" (page 215) equals &amp;lt;em&amp;gt;(divider*2.5)&amp;lt;/em&amp;gt;, but for dividers 36,40,44 it equals &amp;lt;em&amp;gt;(divider*2.5 - 10)&amp;lt;/em&amp;gt;?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:30:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPCOpen-returns-wrong-dividerIndex-for-LPC-ETHERNET-gt-MAC-MCFG/m-p/548349#M13632</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:30:44Z</dc:date>
    </item>
    <item>
      <title>Re: LPCOpen returns wrong dividerIndex for LPC_ETHERNET-&gt;MAC.MCFG</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPCOpen-returns-wrong-dividerIndex-for-LPC-ETHERNET-gt-MAC-MCFG/m-p/548350#M13633</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by xianghuiwang on Sun Oct 20 12:18:08 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi, Qwaszx,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;We are investigating on the possible issue you mentioned. Will update soon.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;By the way, the current silicon has an errata on the MII interface. You can review the details on the errata sheet: &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.lpcware.com%2Fcontent%2Fnxpfile%2Ferrata-sheet-lpc407x8x-eslpc407x8x" rel="nofollow" target="_blank"&gt;http://www.lpcware.com/content/nxpfile/errata-sheet-lpc407x8x-eslpc407x8x&lt;/A&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:30:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPCOpen-returns-wrong-dividerIndex-for-LPC-ETHERNET-gt-MAC-MCFG/m-p/548350#M13633</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:30:45Z</dc:date>
    </item>
    <item>
      <title>Re: LPCOpen returns wrong dividerIndex for LPC_ETHERNET-&gt;MAC.MCFG</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPCOpen-returns-wrong-dividerIndex-for-LPC-ETHERNET-gt-MAC-MCFG/m-p/548351#M13634</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by xianghuiwang on Sun Oct 27 11:47:47 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi, Qwaszx,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Your question: And does anyone know why every "Maximum AHB clock supported" in table 159 of UM10562 "LPC408x/407x User manual" (page 215) equals (divider*2.5), but for dividers 36,40,44 it equals (divider*2.5 - 10)?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;It is confirmed that there are some errors in the user manual. The divider values are all correct. However, the Max AHB clock supported are not correctly documented for dividers 36, 40, 44. The Max AHB clock supported should be divider*2.5.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;So in this table, &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Where it says 80 MHz, it should say 90 MHz.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Where it says 90 MHz, it should say 100 MHz.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Where it says 100 MHz, it should say 110 MHz.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;We will correct the sample code correspondingly.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks,&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:30:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPCOpen-returns-wrong-dividerIndex-for-LPC-ETHERNET-gt-MAC-MCFG/m-p/548351#M13634</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:30:46Z</dc:date>
    </item>
  </channel>
</rss>

