<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックDMA question</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/DMA-question/m-p/546310#M13234</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by schisanoa on Wed Oct 01 07:15:10 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I would understand what is the best way to use DMA for the UART RX. I need to receive data at high data rate, about 921600 or more, and I would use the DMA to optimize the firmware, but I don't have a fixed lenght for data, so if I set a transfer for each single byte I suppose it will be not useful, and not optimized, but if I set a transfer size for the DMA of 256 byte, if I receive less than 256 byte, the DMA interrupt won't be asserted. How you may manage this problem? Any suggestion?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I use a FreeRTOS, maybe&amp;nbsp; using a queue with a timeout?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:31:02 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:31:02Z</dc:date>
    <item>
      <title>DMA question</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/DMA-question/m-p/546310#M13234</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by schisanoa on Wed Oct 01 07:15:10 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I would understand what is the best way to use DMA for the UART RX. I need to receive data at high data rate, about 921600 or more, and I would use the DMA to optimize the firmware, but I don't have a fixed lenght for data, so if I set a transfer for each single byte I suppose it will be not useful, and not optimized, but if I set a transfer size for the DMA of 256 byte, if I receive less than 256 byte, the DMA interrupt won't be asserted. How you may manage this problem? Any suggestion?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I use a FreeRTOS, maybe&amp;nbsp; using a queue with a timeout?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:31:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/DMA-question/m-p/546310#M13234</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:31:02Z</dc:date>
    </item>
  </channel>
</rss>

