<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollers中的主题 SPI boot clock frequency</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-boot-clock-frequency/m-p/545457#M13068</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by jond on Wed Aug 19 01:50:31 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hello,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;We're considering a switch from NAND boot to SPI EEPROM boot.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;In the LPC32x0 user manual (UM10326), figure 131 (SPI boot procedure), fsck is defined as fosc/2.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;As 'fosc' isn't referenced anywhere else in the document, we would like to confirm what it is before we select an EEPROM part and modify the board layout.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Is fosc just the external crystal oscillator frequency? For example if we use a 13MHz crystal for SYSX then will the boot SPI clock be 6.5MHz?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Many thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Jon.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:28:33 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:28:33Z</dc:date>
    <item>
      <title>SPI boot clock frequency</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-boot-clock-frequency/m-p/545457#M13068</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by jond on Wed Aug 19 01:50:31 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hello,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;We're considering a switch from NAND boot to SPI EEPROM boot.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;In the LPC32x0 user manual (UM10326), figure 131 (SPI boot procedure), fsck is defined as fosc/2.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;As 'fosc' isn't referenced anywhere else in the document, we would like to confirm what it is before we select an EEPROM part and modify the board layout.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Is fosc just the external crystal oscillator frequency? For example if we use a 13MHz crystal for SYSX then will the boot SPI clock be 6.5MHz?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Many thanks,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Jon.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:28:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SPI-boot-clock-frequency/m-p/545457#M13068</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:28:33Z</dc:date>
    </item>
  </channel>
</rss>

