<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic SSD1963 with LPC313x in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSD1963-with-LPC313x/m-p/542871#M12572</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by ArSchlegel on Tue Apr 15 07:58:13 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;SPAN&gt;i'm trying to interface a tft display with SSD1963 controller with an LPC313x using the SRAM-Interface. I read and studied the MPMC and the patch by Jean-Christian de Rivaz (&lt;/SPAN&gt;&lt;A _jive_internal="true" class="" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.lpclinux.com%2FForums%2FLPC313xLinuxPatch0003"&gt;http://www.lpclinux.com/Forums/LPC313xLinuxPatch0003&lt;/A&gt;&lt;SPAN&gt;) regarding a kernelpatch to add support for the SSD1289. After understanding how the MPMC works with a display controller i ported the driver to the SSD1963. But it won't work. I have experience on that controller on other platforms (S12X, AVR, Raspberry Pi via GPIO, ...). So i wrote a userspace application interfacing with the MPMC registers to write the SRAM-interface in an easy debuggable program. For a test i tested my software with little adaptions for the SSD1289. With this controller it works fine.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;In the SSD1963 datasheet there is a note that until the controllers PLL isn't configured and locked it can only be programmed with 10MHz/2 (5MWords/second). So i need to initialize the PLL to gain full writing speed on the display. Unfortunately the display won't accept my commands. I have trimmed down the timings to write less speedy on the bus (see print_00.png for an example plot of the bus writing). As you can see my timings are well below 5MWords/s...&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;When i program set the PLL MN register with my values and read them back i just get the default reset values from the controller. When i read the device signature i get the expected values. So reading from the device works just fine. &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Except the code that writes the data on the physical bus the rest of the code is the exact same as for my AVR, Raspberry, ... projects. So i know the display and especially the initialzation routine works.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Can anyone give me a hint why my LPC wont interface correctly with my SSD1963?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Best Regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Armin Schlegel&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:27:31 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:27:31Z</dc:date>
    <item>
      <title>SSD1963 with LPC313x</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSD1963-with-LPC313x/m-p/542871#M12572</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by ArSchlegel on Tue Apr 15 07:58:13 MST 2014&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;SPAN&gt;i'm trying to interface a tft display with SSD1963 controller with an LPC313x using the SRAM-Interface. I read and studied the MPMC and the patch by Jean-Christian de Rivaz (&lt;/SPAN&gt;&lt;A _jive_internal="true" class="" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.lpclinux.com%2FForums%2FLPC313xLinuxPatch0003"&gt;http://www.lpclinux.com/Forums/LPC313xLinuxPatch0003&lt;/A&gt;&lt;SPAN&gt;) regarding a kernelpatch to add support for the SSD1289. After understanding how the MPMC works with a display controller i ported the driver to the SSD1963. But it won't work. I have experience on that controller on other platforms (S12X, AVR, Raspberry Pi via GPIO, ...). So i wrote a userspace application interfacing with the MPMC registers to write the SRAM-interface in an easy debuggable program. For a test i tested my software with little adaptions for the SSD1289. With this controller it works fine.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;In the SSD1963 datasheet there is a note that until the controllers PLL isn't configured and locked it can only be programmed with 10MHz/2 (5MWords/second). So i need to initialize the PLL to gain full writing speed on the display. Unfortunately the display won't accept my commands. I have trimmed down the timings to write less speedy on the bus (see print_00.png for an example plot of the bus writing). As you can see my timings are well below 5MWords/s...&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;When i program set the PLL MN register with my values and read them back i just get the default reset values from the controller. When i read the device signature i get the expected values. So reading from the device works just fine. &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Except the code that writes the data on the physical bus the rest of the code is the exact same as for my AVR, Raspberry, ... projects. So i know the display and especially the initialzation routine works.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Can anyone give me a hint why my LPC wont interface correctly with my SSD1963?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Best Regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Armin Schlegel&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:27:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSD1963-with-LPC313x/m-p/542871#M12572</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:27:31Z</dc:date>
    </item>
  </channel>
</rss>

