<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic SDR SDRAM PROBLEM(RESET PROBLEM)  IN LPC3250  in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDR-SDRAM-PROBLEM-RESET-PROBLEM-IN-LPC3250/m-p/542303#M12461</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by MOHAMMAD BIYABANI on Tue Feb 12 00:19:34 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,now i am working with LPC3250 controller with two SDR SDRAM(MT48LC32M16A2)&amp;nbsp; were interfaced.Already i worked with one&amp;nbsp; SDRAM at that time information is loaded successfully(kernel booted successfully).But now i am getting problem with two SDRAM'SThe problem is after kernel booted board reset automatically? how to rectify it? . I have another&amp;nbsp; doubt if we use another sdram (in past i used 32Mb SDR SDRAM now i am using 512Mb((MT48LC32M16A2)) then can we have to change the timing parameters or not?If we have to change then what are the parameter values?please reply..&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;thanks in advance... &lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:27:40 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:27:40Z</dc:date>
    <item>
      <title>SDR SDRAM PROBLEM(RESET PROBLEM)  IN LPC3250</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SDR-SDRAM-PROBLEM-RESET-PROBLEM-IN-LPC3250/m-p/542303#M12461</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by MOHAMMAD BIYABANI on Tue Feb 12 00:19:34 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,now i am working with LPC3250 controller with two SDR SDRAM(MT48LC32M16A2)&amp;nbsp; were interfaced.Already i worked with one&amp;nbsp; SDRAM at that time information is loaded successfully(kernel booted successfully).But now i am getting problem with two SDRAM'SThe problem is after kernel booted board reset automatically? how to rectify it? . I have another&amp;nbsp; doubt if we use another sdram (in past i used 32Mb SDR SDRAM now i am using 512Mb((MT48LC32M16A2)) then can we have to change the timing parameters or not?If we have to change then what are the parameter values?please reply..&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;thanks in advance... &lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:27:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SDR-SDRAM-PROBLEM-RESET-PROBLEM-IN-LPC3250/m-p/542303#M12461</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:27:40Z</dc:date>
    </item>
  </channel>
</rss>

