<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Secure booting from LPC18Sxx internal flash in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Secure-booting-from-LPC18Sxx-internal-flash/m-p/542036#M12413</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by vtw.433e on Fri Jan 29 02:13:08 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;It is not decrypted on the fly. It is a similar process for internal and external flash.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:25:44 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:25:44Z</dc:date>
    <item>
      <title>Secure booting from LPC18Sxx internal flash</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Secure-booting-from-LPC18Sxx-internal-flash/m-p/542035#M12412</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tnp353 on Thu Jan 28 09:06:46 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;The LPC18xx User Manual has a boot flow chart for encrypted images on flashless parts (Fig 27), but not for encrypted images on chips with internal flash. Figure 27 does make a little note about flash parts: "For parts with on-chip flash, the boot source is checked when the ISP pin is pulled LOW." However, that doesn't specify how the encrypted image in internal flash is handled once the bootloader determines the boot source is internal flash.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Is the encrypted image stored in internal flash decrypted in total to SRAM like for flashless parts? Or is the encrypted image in flash decrypted on-the-fly from flash as needed?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;-Thanks&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:25:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Secure-booting-from-LPC18Sxx-internal-flash/m-p/542035#M12412</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:25:44Z</dc:date>
    </item>
    <item>
      <title>Re: Secure booting from LPC18Sxx internal flash</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Secure-booting-from-LPC18Sxx-internal-flash/m-p/542036#M12413</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by vtw.433e on Fri Jan 29 02:13:08 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;It is not decrypted on the fly. It is a similar process for internal and external flash.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:25:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Secure-booting-from-LPC18Sxx-internal-flash/m-p/542036#M12413</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:25:44Z</dc:date>
    </item>
  </channel>
</rss>

