<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC1857  Performance</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540978#M12181</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nerd herd on Fri Feb 13 10:38:00 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi nesrine,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The input to the PLL is 12 MHz. When you pick a target frequency of 160 MHz, the PLL will do its best to reach your target frequency by multiplying and dividing the input frequency (12 MHz). The reason why the frequency you are operating is at 156 MHz is because 156 MHz is a multiple of 12 MHz. Is there any specific reason why you picked 160 MHz?&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:26:38 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:26:38Z</dc:date>
    <item>
      <title>LPC1857  Performance</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540975#M12178</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nesrine on Fri Feb 13 07:27:40 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I work with MCB1857 KEIL eval board, and i use µvision V5.13.0.0&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I do the portage of the coreMark in the LPC1857 architecture;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;My problem that in my project i have difficulties to decrease frequency and to manipulate flash acceleration&amp;nbsp; because it is the first one that i use NXP product,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Please find Attached my project and help me to configure my LPC in different frequency:&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I think taht in the projct I should modify this function but haw i modify it in order to have differents frequency&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;/* Set up and initialize clocking prior to call to main */&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;void Board_SetupClocking(void)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;int i;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;/* Setup FLASH acceleration to target clock rate prior to clock switch */&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;/* Setup system base clocks and initial states. This won't enable and&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp; disable individual clocks, but sets up the base clock sources for&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp; each individual peripheral clock. */&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;for (i = 0; i &amp;lt; (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Chip_Clock_SetBaseClock(InitClkStates&lt;/SPAN&gt;&lt;I&gt;.clk, InitClkStates&lt;I&gt;.clkin,&lt;BR /&gt;InitClkStates&lt;I&gt;.autoblock_enab, InitClkStates&lt;I&gt;.powerdn);&lt;BR /&gt;}&lt;BR /&gt;&lt;BR /&gt;/* Reset and enable 32Khz oscillator */&lt;BR /&gt;LPC_CREG-&amp;gt;CREG0 &amp;amp;= ~((1 &amp;lt;&amp;lt; 3) | (1 &amp;lt;&amp;lt; 2));&lt;BR /&gt;LPC_CREG-&amp;gt;CREG0 |= (1 &amp;lt;&amp;lt; 1) | (1 &amp;lt;&amp;lt; 0);&lt;BR /&gt;&lt;BR /&gt;/* Setup a divider E for main PLL clock switch SPIFI clock to that divider.&lt;BR /&gt;&amp;nbsp;&amp;nbsp; Divide rate is based on CPU speed and speed of SPI FLASH part. */&lt;BR /&gt;#if (MAX_CLOCK_FREQ &amp;gt; 180000000)&lt;BR /&gt;Chip_Clock_SetDivider(CLK_IDIV_E, CLKIN_MAINPLL, 5);&lt;BR /&gt;#else&lt;BR /&gt;Chip_Clock_SetDivider(CLK_IDIV_E, CLKIN_MAINPLL, 4);&lt;BR /&gt;#endif&lt;BR /&gt;Chip_Clock_SetBaseClock(CLK_BASE_SPIFI, CLKIN_IDIVE, true, false);&lt;BR /&gt;&lt;BR /&gt;/* LCD with HX8347-D LCD Controller&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; */&lt;BR /&gt;/* Attach main PLL clock to divider C with a divider of 2 */&lt;BR /&gt;Chip_Clock_SetDivider(CLK_IDIV_C, CLKIN_MAINPLL, 2);&lt;BR /&gt;}&lt;BR /&gt;&lt;BR /&gt;Thank you &lt;/I&gt;&lt;/I&gt;&lt;/I&gt;&lt;/I&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:26:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540975#M12178</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:26:36Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1857  Performance</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540976#M12179</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nerd herd on Fri Feb 13 08:20:00 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi nesrine,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;To change the MCU clock speed on startup, you will need to modify the "MAX_CLOCK_FREQ" macro which is defined on line 68 of clock_18xx_43xx.h. Remember to recompile the libraries to see this change take effect.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The flash wait states should be lowered based on the frequency you are in automatically in Board_SetupClocking(). Keep in mind that you can not make set the flash wait states to 0 at any frequency. Please follow Table 91 (in Chapter 9) of the user's manual:&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.nxp.com%2Fdocuments%2Fuser_manual%2FUM10430.pdf" rel="nofollow" target="_blank"&gt;http://www.nxp.com/documents/user_manual/UM10430.pdf&lt;/A&gt;&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:26:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540976#M12179</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:26:37Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1857  Performance</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540977#M12180</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nesrine on Fri Feb 13 08:49:09 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you for the response,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;but for example when I put in the MAX_CLOCK_FREQ=160000000,when i debug i found 156000000 in the systemCoreClock variable !!!&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Regards &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Nesrine.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:26:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540977#M12180</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:26:37Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1857  Performance</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540978#M12181</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nerd herd on Fri Feb 13 10:38:00 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi nesrine,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;The input to the PLL is 12 MHz. When you pick a target frequency of 160 MHz, the PLL will do its best to reach your target frequency by multiplying and dividing the input frequency (12 MHz). The reason why the frequency you are operating is at 156 MHz is because 156 MHz is a multiple of 12 MHz. Is there any specific reason why you picked 160 MHz?&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:26:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540978#M12181</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:26:38Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1857  Performance</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540979#M12182</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nesrine on Sat Feb 14 05:59:58 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I should test all core frequency&amp;nbsp; in order to have all coremark score&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_20MHZ_CPU = 0,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_40MHZ_CPU = 1,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_60MHZ_CPU = 2,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_80MHZ_CPU = 3,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_100MHZ_CPU = 4,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_120MHZ_CPU = 5,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_150MHZ_CPU = 6,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_170MHZ_CPU = 7,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;FLASHTIM_190MHZ_CPU = 8,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;So when i change the CLKIN_CRYSTAL in&amp;nbsp;&amp;nbsp; this function :Chip_SetupCoreClock&lt;/SPAN&gt;&lt;STRONG&gt;(CLKIN_CRYSTAL&lt;/STRONG&gt;&lt;SPAN&gt;, MAX_CLOCK_FREQ, true);i can change the PLL INPUT and have the best frequency? &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Reagrs&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Nesrine&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:26:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-Performance/m-p/540979#M12182</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:26:39Z</dc:date>
    </item>
  </channel>
</rss>

