<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: HELP SPI in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/HELP-SPI/m-p/536316#M11160</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Daniel Widyanto on Wed Nov 07 22:25:31 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Use RNE bit at SR (Status Register) to check whether SPI receive FIFO is empty or not.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;while (LPC_SSP1-&amp;gt;SR &amp;amp; (1 &amp;lt;&amp;lt; RNE)) {&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; uint32_t dummy = LPC_SSP1-&amp;gt;DR;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;/code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 19:37:54 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T19:37:54Z</dc:date>
    <item>
      <title>HELP SPI</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/HELP-SPI/m-p/536315#M11159</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by marcos_naut on Wed Nov 07 04:35:14 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;I need clear the SPI's buffer i used soft bellowbut not clear full??? &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;for ( i = 0; i &amp;lt; FIFOSIZE; i++ )&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; Dummy = LPC_SSP1-&amp;gt;DR;/* clear the RxFIFO */&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:37:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/HELP-SPI/m-p/536315#M11159</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:37:54Z</dc:date>
    </item>
    <item>
      <title>Re: HELP SPI</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/HELP-SPI/m-p/536316#M11160</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Daniel Widyanto on Wed Nov 07 22:25:31 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Use RNE bit at SR (Status Register) to check whether SPI receive FIFO is empty or not.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;while (LPC_SSP1-&amp;gt;SR &amp;amp; (1 &amp;lt;&amp;lt; RNE)) {&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; uint32_t dummy = LPC_SSP1-&amp;gt;DR;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;/code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:37:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/HELP-SPI/m-p/536316#M11160</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:37:54Z</dc:date>
    </item>
    <item>
      <title>Re: HELP SPI</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/HELP-SPI/m-p/536317#M11161</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by marcos_naut on Thu Nov 08 09:39:07 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you!&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 19:37:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/HELP-SPI/m-p/536317#M11161</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T19:37:55Z</dc:date>
    </item>
  </channel>
</rss>

