<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC Microcontrollers中的主题 LPC1857 SPIFI (XIP  functionality)</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-SPIFI-XIP-functionality/m-p/534313#M10798</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nesrine on Mon Feb 23 05:24:04 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I use the Keil MCB1857 board,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I would to execute my code from SPI flash(SPIFI),my board include S25FL256SAGMFI001 memory.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;My question is about the&amp;nbsp; implementation of the&amp;nbsp; execute in place (XIP)&amp;nbsp; functionality in your architecture,because i found anything in the documentations.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Nesrine&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:20:45 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:20:45Z</dc:date>
    <item>
      <title>LPC1857 SPIFI (XIP  functionality)</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-SPIFI-XIP-functionality/m-p/534313#M10798</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nesrine on Mon Feb 23 05:24:04 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I use the Keil MCB1857 board,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;I would to execute my code from SPI flash(SPIFI),my board include S25FL256SAGMFI001 memory.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;My question is about the&amp;nbsp; implementation of the&amp;nbsp; execute in place (XIP)&amp;nbsp; functionality in your architecture,because i found anything in the documentations.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Nesrine&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:20:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-SPIFI-XIP-functionality/m-p/534313#M10798</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:20:45Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1857 SPIFI (XIP  functionality)</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-SPIFI-XIP-functionality/m-p/534314#M10799</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mc on Mon Feb 23 11:40:00 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi nesrine,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Boot loader and SPIFI library will take care of XIP.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Please set your boot jumper to boot from SPIFI. Erase internal flash and run below example. This example is developed for LPCxpresso IDE. &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Please use flash driver from below link.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;A _jive_internal="true" class="" href="https://community.nxp.com/external-link.jspa?url=http%3A%2F%2Fwww.lpcware.com%2Fsystem%2Ffiles%2FLPC18_43_SPIFI_8MB_64KB-New.zip"&gt;http://www.lpcware.com/system/files/LPC18_43_SPIFI_8MB_64KB-New.zip&lt;/A&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Let us know your feedback.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:20:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-SPIFI-XIP-functionality/m-p/534314#M10799</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:20:46Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1857 SPIFI (XIP  functionality)</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-SPIFI-XIP-functionality/m-p/534315#M10800</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by nesrine on Tue Feb 24 08:50:59 MST 2015&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;thank you for the response,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;my program work well,but i would know more about the implementation ,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;if you use the&lt;/SPAN&gt;&lt;STRONG&gt; SDR &lt;/STRONG&gt;&lt;SPAN&gt;or the&lt;/SPAN&gt;&lt;STRONG&gt; DDR&lt;/STRONG&gt;&lt;SPAN&gt; mode?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;if you implement the XIP functionnality?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;the&lt;/SPAN&gt;&lt;STRONG&gt; frequency &lt;/STRONG&gt;&lt;SPAN&gt;of the SPIFI (DIVA?) why the use of the DIVA?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;The lengh of the ,&lt;/SPAN&gt;&lt;STRONG&gt;Cache prefetching&lt;/STRONG&gt;&lt;SPAN&gt;?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;i have many questions but i found anything in documentation!!&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;thank you &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Nesrine&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:20:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1857-SPIFI-XIP-functionality/m-p/534315#M10800</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:20:47Z</dc:date>
    </item>
  </channel>
</rss>

