<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Design StudioのトピックRe: How to build big memory by KDS tool</title>
    <link>https://community.nxp.com/t5/Kinetis-Design-Studio/d/m-p/639459#M8239</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Dung,&lt;/P&gt;&lt;P&gt;the reason is that on Kinetis K there are two memory controllers, one for each memory area. Because it can cause a hard fault if you are accessing the memory boundary with an unaligned access, the two memory areas are splitted. If you ensure that you do not have any misaligned access, you can combine the two areas. See the comments section of &lt;A class="link-titled" href="https://mcuoneclipse.com/2013/07/10/freertos-heap-with-segmented-kinetis-k-sram/" title="https://mcuoneclipse.com/2013/07/10/freertos-heap-with-segmented-kinetis-k-sram/"&gt;FreeRTOS Heap with Segmented Kinetis K SRAM | MCU on Eclipse&lt;/A&gt;&amp;nbsp; for a detailed discusson on that topic.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hpe this helps,&lt;/P&gt;&lt;P&gt;Erich&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 01 Dec 2016 06:21:35 GMT</pubDate>
    <dc:creator>BlackNight</dc:creator>
    <dc:date>2016-12-01T06:21:35Z</dc:date>
    <item>
      <title>d</title>
      <link>https://community.nxp.com/t5/Kinetis-Design-Studio/d/m-p/639458#M8238</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;e&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 01 Dec 2016 03:21:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Design-Studio/d/m-p/639458#M8238</guid>
      <dc:creator>dungwang</dc:creator>
      <dc:date>2016-12-01T03:21:44Z</dc:date>
    </item>
    <item>
      <title>Re: How to build big memory by KDS tool</title>
      <link>https://community.nxp.com/t5/Kinetis-Design-Studio/d/m-p/639459#M8239</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Dung,&lt;/P&gt;&lt;P&gt;the reason is that on Kinetis K there are two memory controllers, one for each memory area. Because it can cause a hard fault if you are accessing the memory boundary with an unaligned access, the two memory areas are splitted. If you ensure that you do not have any misaligned access, you can combine the two areas. See the comments section of &lt;A class="link-titled" href="https://mcuoneclipse.com/2013/07/10/freertos-heap-with-segmented-kinetis-k-sram/" title="https://mcuoneclipse.com/2013/07/10/freertos-heap-with-segmented-kinetis-k-sram/"&gt;FreeRTOS Heap with Segmented Kinetis K SRAM | MCU on Eclipse&lt;/A&gt;&amp;nbsp; for a detailed discusson on that topic.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hpe this helps,&lt;/P&gt;&lt;P&gt;Erich&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 01 Dec 2016 06:21:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Design-Studio/d/m-p/639459#M8239</guid>
      <dc:creator>BlackNight</dc:creator>
      <dc:date>2016-12-01T06:21:35Z</dc:date>
    </item>
  </channel>
</rss>

