<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックRe: KE02Z and LT768 SPI communication problem</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1888147#M66445</link>
    <description>&lt;P&gt;Dear&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/26034"&gt;@xiangjun_rong&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Sorry if I wasn't clear. I don't connect MISO and MOSI together but rather&amp;nbsp;follow the lt7680 datasheet (referenced in the original message)&lt;/P&gt;&lt;P&gt;Write Register’s Address:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Host drive SCS#(Low) and SCLK.&lt;/LI&gt;&lt;LI&gt;Host drive A0(Low), then drive RW#(Low).&lt;/LI&gt;&lt;LI&gt;Host drive the Register’s Address (b0 ~ b7) at 9 th ~ 16th Clock to LT768x.&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Write Data to Register or Memory:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Host drive SCS#(Low) and SCLK.&lt;/LI&gt;&lt;LI&gt;Host drive A0(High), then drive RW#(Low).&lt;/LI&gt;&lt;LI&gt;Host drive the Data at 9 th ~ 16th Clock to LT768x. i.e. Data will be stored in Register or Memory&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Read Register’s Data:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Host drives SCS#(Low) and SCLK.&lt;/LI&gt;&lt;LI&gt;Host drives A0(High), then drives RW#(High).&lt;/LI&gt;&lt;LI&gt;LT768x will drive the Data of Register at 9 th ~ 16th Clock. Then Host will get the content of Register.&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 14 Jun 2024 23:00:05 GMT</pubDate>
    <dc:creator>Wartran</dc:creator>
    <dc:date>2024-06-14T23:00:05Z</dc:date>
    <item>
      <title>KE02Z and LT768 SPI communication problem</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1884510#M66426</link>
      <description>&lt;P&gt;Hi everybody,&lt;/P&gt;&lt;P&gt;I'm using FRDM-KE02Z40M to interface with LT7680 (&lt;A href="https://www.levetop.cn/uploadfiles/2023/05/LT768x_DS_V42_ENG.pdf" target="_blank"&gt;https://www.levetop.cn/uploadfiles/2023/05/LT768x_DS_V42_ENG.pdf&lt;/A&gt;) via 4-wire SPI.&lt;BR /&gt;I'm using the SPI driver from SDK 2.15 and I'm able to communicate it. Kinda.&lt;/P&gt;&lt;P&gt;As a test I'm writing to a register and reading back from it.&lt;/P&gt;&lt;P&gt;I chose register 0x0F, because it seems like because any value I write to it is valid.&lt;BR /&gt;I would write 0xC3 to it and read back 0xC3. So far so good.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot 2024-06-11 at 00.15.43.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/283290iE432A6218FAF1E5E/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Screenshot 2024-06-11 at 00.15.43.png" alt="Screenshot 2024-06-11 at 00.15.43.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;If I try however to write 0x08, I read back 0x0F. In fact, any value with alternating bits (010) would not be read correctly.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Screenshot 2024-06-11 at 00.18.11.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/283291i206FD3324329BD85/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Screenshot 2024-06-11 at 00.18.11.png" alt="Screenshot 2024-06-11 at 00.18.11.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;It seems I have SPI Mode set correctly. Reducing the speed does not help.&lt;BR /&gt;The waveform looks good and matches what I observe in the software.&lt;/P&gt;&lt;P&gt;I'm quite sure the problem is not with the MCU or the driver, but as I'm getting desperate I'd appreciate any help or ideas to troubleshoot this.&lt;/P&gt;&lt;P&gt;I'm happy to provide more details if needed. Thanks in advance!&lt;/P&gt;</description>
      <pubDate>Mon, 10 Jun 2024 22:34:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1884510#M66426</guid>
      <dc:creator>Wartran</dc:creator>
      <dc:date>2024-06-10T22:34:11Z</dc:date>
    </item>
    <item>
      <title>Re: KE02Z and LT768 SPI communication problem</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1887525#M66441</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;I do not know how you read back the data you have written. Do you connect MOSI and MISO together? in the case, I suppose that the data the SPI master transmitted is the same as that&amp;nbsp; the SPI master received.&lt;/P&gt;
&lt;P&gt;Pls have a check&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 14 Jun 2024 05:08:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1887525#M66441</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2024-06-14T05:08:20Z</dc:date>
    </item>
    <item>
      <title>Re: KE02Z and LT768 SPI communication problem</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1888147#M66445</link>
      <description>&lt;P&gt;Dear&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/26034"&gt;@xiangjun_rong&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Sorry if I wasn't clear. I don't connect MISO and MOSI together but rather&amp;nbsp;follow the lt7680 datasheet (referenced in the original message)&lt;/P&gt;&lt;P&gt;Write Register’s Address:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Host drive SCS#(Low) and SCLK.&lt;/LI&gt;&lt;LI&gt;Host drive A0(Low), then drive RW#(Low).&lt;/LI&gt;&lt;LI&gt;Host drive the Register’s Address (b0 ~ b7) at 9 th ~ 16th Clock to LT768x.&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Write Data to Register or Memory:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Host drive SCS#(Low) and SCLK.&lt;/LI&gt;&lt;LI&gt;Host drive A0(High), then drive RW#(Low).&lt;/LI&gt;&lt;LI&gt;Host drive the Data at 9 th ~ 16th Clock to LT768x. i.e. Data will be stored in Register or Memory&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;Read Register’s Data:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Host drives SCS#(Low) and SCLK.&lt;/LI&gt;&lt;LI&gt;Host drives A0(High), then drives RW#(High).&lt;/LI&gt;&lt;LI&gt;LT768x will drive the Data of Register at 9 th ~ 16th Clock. Then Host will get the content of Register.&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 14 Jun 2024 23:00:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1888147#M66445</guid>
      <dc:creator>Wartran</dc:creator>
      <dc:date>2024-06-14T23:00:05Z</dc:date>
    </item>
    <item>
      <title>Re: KE02Z and LT768 SPI communication problem</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1888437#M66449</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;do you use SPI interface or the other interface?&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
      <pubDate>Mon, 17 Jun 2024 07:11:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1888437#M66449</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2024-06-17T07:11:23Z</dc:date>
    </item>
    <item>
      <title>Re: KE02Z and LT768 SPI communication problem</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1889793#M66456</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I use 4-wire SPI&lt;/P&gt;</description>
      <pubDate>Tue, 18 Jun 2024 21:05:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KE02Z-and-LT768-SPI-communication-problem/m-p/1889793#M66456</guid>
      <dc:creator>Wartran</dc:creator>
      <dc:date>2024-06-18T21:05:09Z</dc:date>
    </item>
  </channel>
</rss>

