<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Flexbus on K53 with MII/RMII network in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Flexbus-on-K53-with-MII-RMII-network/m-p/1464034#M63161</link>
    <description>&lt;P&gt;We need to use the flexbus on a K53 and maintain the ability to use RMII for the network interface. There seems to be a conflict with pin usage when trying to do this.&lt;/P&gt;&lt;P&gt;How do I use flexbus and still use the RMII interrface?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 25 May 2022 13:36:20 GMT</pubDate>
    <dc:creator>kfranz</dc:creator>
    <dc:date>2022-05-25T13:36:20Z</dc:date>
    <item>
      <title>Flexbus on K53 with MII/RMII network</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Flexbus-on-K53-with-MII-RMII-network/m-p/1464034#M63161</link>
      <description>&lt;P&gt;We need to use the flexbus on a K53 and maintain the ability to use RMII for the network interface. There seems to be a conflict with pin usage when trying to do this.&lt;/P&gt;&lt;P&gt;How do I use flexbus and still use the RMII interrface?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 25 May 2022 13:36:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Flexbus-on-K53-with-MII-RMII-network/m-p/1464034#M63161</guid>
      <dc:creator>kfranz</dc:creator>
      <dc:date>2022-05-25T13:36:20Z</dc:date>
    </item>
    <item>
      <title>Re: Flexbus on K53 with MII/RMII network</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Flexbus-on-K53-with-MII-RMII-network/m-p/1464056#M63162</link>
      <description>&lt;P&gt;My goal is to connect an external SRAM chip. Preferably with at least 128KB of SRAM.&lt;/P&gt;</description>
      <pubDate>Wed, 25 May 2022 14:09:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Flexbus-on-K53-with-MII-RMII-network/m-p/1464056#M63162</guid>
      <dc:creator>kfranz</dc:creator>
      <dc:date>2022-05-25T14:09:38Z</dc:date>
    </item>
    <item>
      <title>Re: Flexbus on K53 with MII/RMII network</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Flexbus-on-K53-with-MII-RMII-network/m-p/1512429#M63896</link>
      <description>&lt;P&gt;We accomplished this by not connecting the trace pins. PTA6 (TRACE_CLKOUT), PTA7 (TRACE_D3), PTA8 (TRACE_D2), PTA9 (TRACE_D1), and PTA10 (TRACE_D0) were originally connected to the Cortex-M JTAG 20-pin debugger. If you are not using the JTAG trace capability, these pins do not need to be connected to the debugger. They can then be used for the flexbus. This makes connecting an external RAM to the flexbus possible and also use the RMII interface.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 26 Aug 2022 14:12:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Flexbus-on-K53-with-MII-RMII-network/m-p/1512429#M63896</guid>
      <dc:creator>kfranz</dc:creator>
      <dc:date>2022-08-26T14:12:07Z</dc:date>
    </item>
  </channel>
</rss>

