<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Microcontrollers中的主题 K70 SPI with CPOL1</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K70-SPI-with-CPOL1/m-p/1459517#M63115</link>
    <description>&lt;P&gt;I'm utilizing the K70 processor with MQX 4.1 and SPI2.&amp;nbsp; &amp;nbsp;I would like the system to operate with the clock idling HIGH, but it doesn't appear to stay high.&amp;nbsp; &amp;nbsp; The SPI2_CTAR0 is properly set to 0x3ecd707a to select my baud rate and SPI mode 3 accordingly.. but the SCLK line only stays high while the SS line is active.. When it's released the SCLK returns low.&amp;nbsp; &amp;nbsp;An then 23ns before the SS line goes LOW the clock is initialized high again.&amp;nbsp; &amp;nbsp;I realize that you could use the SPI2 line for multiple systems and that possibly the clock polarity would change between each SPI transaction, but I would like the Clock line to stay high inbetween SPI transactions.. Is there anyway to accomplish that?&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Tue, 17 May 2022 19:41:16 GMT</pubDate>
    <dc:creator>Ali2006</dc:creator>
    <dc:date>2022-05-17T19:41:16Z</dc:date>
    <item>
      <title>K70 SPI with CPOL1</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K70-SPI-with-CPOL1/m-p/1459517#M63115</link>
      <description>&lt;P&gt;I'm utilizing the K70 processor with MQX 4.1 and SPI2.&amp;nbsp; &amp;nbsp;I would like the system to operate with the clock idling HIGH, but it doesn't appear to stay high.&amp;nbsp; &amp;nbsp; The SPI2_CTAR0 is properly set to 0x3ecd707a to select my baud rate and SPI mode 3 accordingly.. but the SCLK line only stays high while the SS line is active.. When it's released the SCLK returns low.&amp;nbsp; &amp;nbsp;An then 23ns before the SS line goes LOW the clock is initialized high again.&amp;nbsp; &amp;nbsp;I realize that you could use the SPI2 line for multiple systems and that possibly the clock polarity would change between each SPI transaction, but I would like the Clock line to stay high inbetween SPI transactions.. Is there anyway to accomplish that?&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 17 May 2022 19:41:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/K70-SPI-with-CPOL1/m-p/1459517#M63115</guid>
      <dc:creator>Ali2006</dc:creator>
      <dc:date>2022-05-17T19:41:16Z</dc:date>
    </item>
    <item>
      <title>Re: K70 SPI with CPOL1</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/K70-SPI-with-CPOL1/m-p/1470127#M63266</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;I think you are misunderstanding the CPOL, the inactive state [IDLE] value of SCK low is 0, in this configuration when you send a frame the SCL must be going high, is this what you need it? if yes try this configuration if you need more information please let me know.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Pavel&amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 07 Jun 2022 17:25:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/K70-SPI-with-CPOL1/m-p/1470127#M63266</guid>
      <dc:creator>Pavel_Hernandez</dc:creator>
      <dc:date>2022-06-07T17:25:28Z</dc:date>
    </item>
  </channel>
</rss>

