<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Microcontrollers中的主题 Re: MKM34's code stopped at clock configuration</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34-s-code-stopped-at-clock-configuration/m-p/1311567#M61065</link>
    <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/181704"&gt;@Makabaka&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;Could please confirm to me if&amp;nbsp; the drivers that you are using are&amp;nbsp; the&amp;nbsp;&lt;A href="https://community.nxp.com/t5/Kinetis-Microcontrollers/Kinetis-M-bare-metal-drivers-and-software-examples-released-REV/ta-p/1118702" target="_self"&gt;&lt;FONT size="3"&gt;Kinetis M bare-metal drivers and software examples released - REV 4.1.6&amp;nbsp;&lt;/FONT&gt;&lt;/A&gt;&lt;SPAN&gt;&amp;nbsp;and if your MKM34 is a 75&amp;nbsp; MHz version, or otherwise ?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Also, could you please let me know&amp;nbsp; what was the power mode (RUN, VLPR , etc. )&amp;nbsp; and&amp;nbsp; MCG mode (FEE, FEI etc. ) before performing the FLL and PLL settings?&lt;/P&gt;
&lt;P&gt;Mentioning this since , for several MCG modes,&amp;nbsp; the PLL is disabled during&lt;SPAN style="font-family: inherit;"&gt;&amp;nbsp;low-power states unless C5[PLLCLKEN] is set ; and that the MCG comes out of reset in FEI mode, requiring a transition to FEE mode.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Thank you for your help&lt;/P&gt;
&lt;P&gt;Diego.&lt;/P&gt;</description>
    <pubDate>Wed, 21 Jul 2021 22:23:36 GMT</pubDate>
    <dc:creator>diego_charles</dc:creator>
    <dc:date>2021-07-21T22:23:36Z</dc:date>
    <item>
      <title>MKM34's code stopped at clock configuration</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34-s-code-stopped-at-clock-configuration/m-p/1310580#M61061</link>
      <description>&lt;P&gt;Hi:&lt;/P&gt;&lt;P&gt;&lt;SPAN class="tgt highlight"&gt;In the mass production project, several MKM34 could not write the program through J-Link.&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="tgt highlight"&gt;After tracking the code, it was found that the code would stop at PLL_ENABLE (PLL32KREF_SRC3).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="tgt"&gt;Measuring the external crystal oscillator, the waveform is only slightly distorted.&amp;nbsp;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="tgt"&gt;Attachment are oscillator waveform and Code.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="tgt"&gt;Please give some comments~&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="tgt"&gt;Thanks&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 20 Jul 2021 16:05:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34-s-code-stopped-at-clock-configuration/m-p/1310580#M61061</guid>
      <dc:creator>Makabaka</dc:creator>
      <dc:date>2021-07-20T16:05:41Z</dc:date>
    </item>
    <item>
      <title>Re: MKM34's code stopped at clock configuration</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34-s-code-stopped-at-clock-configuration/m-p/1311567#M61065</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/181704"&gt;@Makabaka&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;I hope you are doing well.&lt;/P&gt;
&lt;P&gt;Could please confirm to me if&amp;nbsp; the drivers that you are using are&amp;nbsp; the&amp;nbsp;&lt;A href="https://community.nxp.com/t5/Kinetis-Microcontrollers/Kinetis-M-bare-metal-drivers-and-software-examples-released-REV/ta-p/1118702" target="_self"&gt;&lt;FONT size="3"&gt;Kinetis M bare-metal drivers and software examples released - REV 4.1.6&amp;nbsp;&lt;/FONT&gt;&lt;/A&gt;&lt;SPAN&gt;&amp;nbsp;and if your MKM34 is a 75&amp;nbsp; MHz version, or otherwise ?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Also, could you please let me know&amp;nbsp; what was the power mode (RUN, VLPR , etc. )&amp;nbsp; and&amp;nbsp; MCG mode (FEE, FEI etc. ) before performing the FLL and PLL settings?&lt;/P&gt;
&lt;P&gt;Mentioning this since , for several MCG modes,&amp;nbsp; the PLL is disabled during&lt;SPAN style="font-family: inherit;"&gt;&amp;nbsp;low-power states unless C5[PLLCLKEN] is set ; and that the MCG comes out of reset in FEI mode, requiring a transition to FEE mode.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Thank you for your help&lt;/P&gt;
&lt;P&gt;Diego.&lt;/P&gt;</description>
      <pubDate>Wed, 21 Jul 2021 22:23:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34-s-code-stopped-at-clock-configuration/m-p/1311567#M61065</guid>
      <dc:creator>diego_charles</dc:creator>
      <dc:date>2021-07-21T22:23:36Z</dc:date>
    </item>
  </channel>
</rss>

