<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Microcontrollers中的主题 Re: eDMA latency with Timer channel source ?</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/eDMA-latency-with-Timer-channel-source/m-p/999878#M55867</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;Hi,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;As picture shows below from the RM,the number of clock cycles between a trigger and the actual DMA transfer cannot be guaranteed,this cause the delay seems is before and not afer each transfer.The picturen is from K64 RM,but DMA module is similar.&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/92736iFB2296961C72307C/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;Jianyu:&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;Have a great day,&lt;BR /&gt; TIC&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;-------------------------------------------------------------------------------&lt;BR /&gt; Note:&lt;BR /&gt; - If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt; -------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 05 Dec 2019 06:53:27 GMT</pubDate>
    <dc:creator>nxf58904</dc:creator>
    <dc:date>2019-12-05T06:53:27Z</dc:date>
    <item>
      <title>eDMA latency with Timer channel source ?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/eDMA-latency-with-Timer-channel-source/m-p/999877#M55866</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Bonjour,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;I use a KV10Z32, Flex Timer 0 channel 3 to trigger a&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt; ADC1&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt; digital analog conversion.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;With the management of the launch of the conversion by interruption I observe a latency of 2.8μs with a &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;21MHz&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt; default&amp;nbsp;system clo&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;ck. Which is correct in relation to the number of instructions the software (assembler) takes to watch this event by a GPIO.&lt;BR /&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;But with eDMA processing (a single transfer of 1 word to ADC1_SC1A) this latency is more important and dependent on DMA_TCDn_CSR BWC :&lt;BR /&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;BWC=00 : 14µs (reference)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;BWC=01 : 14µs&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;BWC=10 : 26µs (+12µs)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;BWC=11 : 38µs (+24µs)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;The datasheet says "BWC=10 eDMA engine stalls for 4 cycles after each R/W." and "BWC=11 eDMA engine stalls for 8 cycles after each R/W." &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;Which means that a cycle corresponds to 3μs @21MHZ : &lt;STRONG&gt;What cycle are we talking about?&lt;/STRONG&gt; Surely not that of the system clock.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;It also seems that this delay is &lt;STRONG&gt;before and not after&lt;/STRONG&gt; each transfer.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;Is it possible to have latency with eDMA processing that approximates the one by interrupt ?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Dec 2019 10:46:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/eDMA-latency-with-Timer-channel-source/m-p/999877#M55866</guid>
      <dc:creator>grizzly76</dc:creator>
      <dc:date>2019-12-03T10:46:53Z</dc:date>
    </item>
    <item>
      <title>Re: eDMA latency with Timer channel source ?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/eDMA-latency-with-Timer-channel-source/m-p/999878#M55867</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;Hi,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;As picture shows below from the RM,the number of clock cycles between a trigger and the actual DMA transfer cannot be guaranteed,this cause the delay seems is before and not afer each transfer.The picturen is from K64 RM,but DMA module is similar.&lt;SPAN class="" lang="en"&gt;&lt;SPAN class="" title=""&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/92736iFB2296961C72307C/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt;"&gt;Jianyu:&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;Have a great day,&lt;BR /&gt; TIC&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;-------------------------------------------------------------------------------&lt;BR /&gt; Note:&lt;BR /&gt; - If this post answers your question, please click the "Mark Correct" button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="margin: 2.0pt 0cm 2.0pt 0cm;"&gt;&lt;SPAN style="font-size: 12.0pt;"&gt;- We are following threads for 7 weeks after the last post, later replies are ignored&lt;BR /&gt; Please open a new thread and refer to the closed one, if you have a related question at a later point in time.&lt;BR /&gt; -------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 05 Dec 2019 06:53:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/eDMA-latency-with-Timer-channel-source/m-p/999878#M55867</guid>
      <dc:creator>nxf58904</dc:creator>
      <dc:date>2019-12-05T06:53:27Z</dc:date>
    </item>
  </channel>
</rss>

