<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: [MKM34Z256] AFE - the right CLK source in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34Z256-AFE-the-right-CLK-source/m-p/899452#M52983</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I was able to set FLL for core and PLL for AFE as on your screen.&lt;/P&gt;&lt;P&gt;Thanks Jing,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 20 Apr 2019 07:11:14 GMT</pubDate>
    <dc:creator>zbigniew_halat</dc:creator>
    <dc:date>2019-04-20T07:11:14Z</dc:date>
    <item>
      <title>[MKM34Z256] AFE - the right CLK source</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34Z256-AFE-the-right-CLK-source/m-p/899450#M52981</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi;&lt;/P&gt;&lt;P&gt;I've encountered on the documentation that when using AFE for metering application for the best accuracy PLL clock shall be used.&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;EM&gt;"AFE clocked from dedicated PLL. Option to run AFE with other clock sources&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;but at reduced accuracy."&lt;/EM&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;Currently I've used FLL and the accuracy is not best (like 10-11bits resolution 128-oversampling ).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So now I would like to switch to CLK source to PLL but documentation says:&lt;/P&gt;&lt;UL&gt;&lt;LI class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;EM&gt;"When PLL is driving AFE clock, this clock should not be used for&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;any other module including the core, bus, flash and other peripherals as this is necessary&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;High-Level clocking diagram"&lt;/EM&gt;&lt;/LI&gt;&lt;LI&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;EM&gt;"The 32 kHz IRC is not preferred to drive the PLL input&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;reference when device is used for metering applications (IRC &amp;amp;&lt;/EM&gt;&lt;BR /&gt;&lt;EM&gt;FLL clocks are inaccurate clock sources for AFE)."&lt;/EM&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;I'm trying to fulfill the requirements using McuExpresso tool:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Screenshot from 2019-04-17 16-36-08.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/75475iC5663E078AA76E27/image-size/large?v=v2&amp;amp;px=999" role="button" title="Screenshot from 2019-04-17 16-36-08.png" alt="Screenshot from 2019-04-17 16-36-08.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;but it's seems to impossible to run PLL (to generate CLK for afe modulator) and in the same time setting clock core to not use PLL clk.&lt;/P&gt;&lt;P&gt;It is possible to run FLL for core clock&amp;nbsp; and PLL&amp;nbsp; for AFE?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 17 Apr 2019 14:55:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34Z256-AFE-the-right-CLK-source/m-p/899450#M52981</guid>
      <dc:creator>zbigniew_halat</dc:creator>
      <dc:date>2019-04-17T14:55:30Z</dc:date>
    </item>
    <item>
      <title>Re: [MKM34Z256] AFE - the right CLK source</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34Z256-AFE-the-right-CLK-source/m-p/899451#M52982</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;It seems you can use PLL and FLL simultaneously.&lt;/P&gt;&lt;P&gt;For example, you can import a AFE demo in MCUXpresso. Then&lt;/P&gt;&lt;P&gt;1. click the clock setting button.&lt;/P&gt;&lt;P&gt;2. double click AFECLK arrow.&lt;/P&gt;&lt;P&gt;3. modify in the Path Detail: AFECLK.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="Untitled.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/65299i5A4B84CC07C9A2EE/image-size/large?v=v2&amp;amp;px=999" role="button" title="Untitled.png" alt="Untitled.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Jing&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 19 Apr 2019 06:18:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34Z256-AFE-the-right-CLK-source/m-p/899451#M52982</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2019-04-19T06:18:53Z</dc:date>
    </item>
    <item>
      <title>Re: [MKM34Z256] AFE - the right CLK source</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34Z256-AFE-the-right-CLK-source/m-p/899452#M52983</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I was able to set FLL for core and PLL for AFE as on your screen.&lt;/P&gt;&lt;P&gt;Thanks Jing,&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 20 Apr 2019 07:11:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKM34Z256-AFE-the-right-CLK-source/m-p/899452#M52983</guid>
      <dc:creator>zbigniew_halat</dc:creator>
      <dc:date>2019-04-20T07:11:14Z</dc:date>
    </item>
  </channel>
</rss>

