<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Microcontrollers中的主题 Re: SDRAM and Parallel NOR flash interfacing with MK26FN2M0VLQ18</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/SDRAM-and-Parallel-NOR-flash-interfacing-with-MK26FN2M0VLQ18/m-p/813603#M49372</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You may would like to make reference this application note on "Multiplexing Pins Between SDRAM and&lt;BR /&gt;FLEXBUS on K65/K66"&amp;nbsp; &lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN5095.pdf" title="https://www.nxp.com/docs/en/application-note/AN5095.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN5095.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; K65 is a superset of the K26 with Ethernet. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 24 Oct 2018 08:33:58 GMT</pubDate>
    <dc:creator>miduo</dc:creator>
    <dc:date>2018-10-24T08:33:58Z</dc:date>
    <item>
      <title>SDRAM and Parallel NOR flash interfacing with MK26FN2M0VLQ18</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/SDRAM-and-Parallel-NOR-flash-interfacing-with-MK26FN2M0VLQ18/m-p/813602#M49371</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;I want to interface SDRAM and Parallel NOR flash with&amp;nbsp;MK26FN2M0VLQ18. There's not much information on the flexbus interface. Can i get some documents regarding flexbus?.Also can you also suggest some application note regarding the same.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Prasanna&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 22 Oct 2018 05:08:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/SDRAM-and-Parallel-NOR-flash-interfacing-with-MK26FN2M0VLQ18/m-p/813602#M49371</guid>
      <dc:creator>prasannanaik</dc:creator>
      <dc:date>2018-10-22T05:08:46Z</dc:date>
    </item>
    <item>
      <title>Re: SDRAM and Parallel NOR flash interfacing with MK26FN2M0VLQ18</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/SDRAM-and-Parallel-NOR-flash-interfacing-with-MK26FN2M0VLQ18/m-p/813603#M49372</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You may would like to make reference this application note on "Multiplexing Pins Between SDRAM and&lt;BR /&gt;FLEXBUS on K65/K66"&amp;nbsp; &lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN5095.pdf" title="https://www.nxp.com/docs/en/application-note/AN5095.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN5095.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; K65 is a superset of the K26 with Ethernet. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 24 Oct 2018 08:33:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/SDRAM-and-Parallel-NOR-flash-interfacing-with-MK26FN2M0VLQ18/m-p/813603#M49372</guid>
      <dc:creator>miduo</dc:creator>
      <dc:date>2018-10-24T08:33:58Z</dc:date>
    </item>
  </channel>
</rss>

