<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Access to K82 MMCAU in UserMode in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Access-to-K82-MMCAU-in-UserMode/m-p/807303#M49059</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;K82 have PPB bus with esome contol registers and MMCAU.&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P&gt;Private peripheral (PPB) bus The PPB provides access to these modules: • ARM modules such as the NVIC, ETM, ITM, DWT, FBP, and ROM table • Freescale Miscellaneous Control Module (MCM) • Memory-Mapped Cryptographic Acceleration Unit (MMCAU)&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P&gt;I have configured MPU where access to MMCAU is enabled in UserMode,&lt;/P&gt;&lt;P&gt;e,g whole peripheral area&amp;nbsp; 0x40000000 - 0xFFFFFFFF have RW rights.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But any read access to MMCAU range 0xE0081000 - ...1FFFF generate BusFault.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;AIPS is also dosn't have any register for enable access to MMCAU.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How I can configure K82 blocks for have access to MMCAU address rang in UserMode ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 21 Jun 2018 16:49:21 GMT</pubDate>
    <dc:creator>EugeneHiihtaja</dc:creator>
    <dc:date>2018-06-21T16:49:21Z</dc:date>
    <item>
      <title>Access to K82 MMCAU in UserMode</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Access-to-K82-MMCAU-in-UserMode/m-p/807303#M49059</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;K82 have PPB bus with esome contol registers and MMCAU.&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P&gt;Private peripheral (PPB) bus The PPB provides access to these modules: • ARM modules such as the NVIC, ETM, ITM, DWT, FBP, and ROM table • Freescale Miscellaneous Control Module (MCM) • Memory-Mapped Cryptographic Acceleration Unit (MMCAU)&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P&gt;I have configured MPU where access to MMCAU is enabled in UserMode,&lt;/P&gt;&lt;P&gt;e,g whole peripheral area&amp;nbsp; 0x40000000 - 0xFFFFFFFF have RW rights.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But any read access to MMCAU range 0xE0081000 - ...1FFFF generate BusFault.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;AIPS is also dosn't have any register for enable access to MMCAU.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How I can configure K82 blocks for have access to MMCAU address rang in UserMode ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Eugene&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 Jun 2018 16:49:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Access-to-K82-MMCAU-in-UserMode/m-p/807303#M49059</guid>
      <dc:creator>EugeneHiihtaja</dc:creator>
      <dc:date>2018-06-21T16:49:21Z</dc:date>
    </item>
    <item>
      <title>Re: Access to K82 MMCAU in UserMode</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Access-to-K82-MMCAU-in-UserMode/m-p/807304#M49060</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Eugene,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;MPU&amp;nbsp;does not cover PPB(from 0xe0000000). Unprivileged access to the PPB causes BusFault errors unless otherwise stated. Notable exceptions are:&lt;/P&gt;&lt;P&gt;• Unprivileged accesses can be enabled to the Software Trigger Interrupt Register in the System Control Space by programming a control bit in the Configuration Control Register.&lt;BR /&gt;• For debug related resources.&lt;/P&gt;&lt;P&gt;Please download DDI0403D_arm_architecture_v7m_reference_manual.pdf from ARM website and check it at B3-707.&lt;/P&gt;&lt;P style="padding: 0px; min-height: 8pt;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;So your report is not a bug of ARM cortex-M4 or program error. It is just a feature of CORTEX-M4.&lt;/P&gt;&lt;P style="padding: 0px; min-height: 8pt;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Regard,&lt;/P&gt;&lt;P&gt;Jing&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Jun 2018 10:12:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Access-to-K82-MMCAU-in-UserMode/m-p/807304#M49060</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2018-06-25T10:12:13Z</dc:date>
    </item>
  </channel>
</rss>

