<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Microcontrollers中的主题 ENET uDMA and Descriptors</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/ENET-uDMA-and-Descriptors/m-p/229432#M4822</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using the TWR-K60N512 and the TWR-SER modules. My project is a CAN to Ethernet bridge bare-metal system.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Using the drivers provided by Freescale I am reasonably sure I have the ENET configured correctly. Also can take a register dump from the PHY and the contents look OK cross checking with the KSZ8041 Datasheet. When I connect the provided Ethernet cable to my PC I get both green LEDs active, with one LED flashing each time my PC sends an Ethernet packet (I am spying using MS Network Monitor).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have hard coded a TX packet and called enet_transmit_packet function. So both TDAR and RDAR are set but no TX or RX events are occurring. The RX and TX descriptor ring buffers are never altered as I expect they would be.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;My question is does the uDMA need any consideration? I am running a very simple bare metal system that has not touched the AIPS, DMA, etc.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Or any other tips would be greatly appreciated :-)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Matthew&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 30 Jul 2013 04:25:24 GMT</pubDate>
    <dc:creator>matthewdowsett</dc:creator>
    <dc:date>2013-07-30T04:25:24Z</dc:date>
    <item>
      <title>ENET uDMA and Descriptors</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/ENET-uDMA-and-Descriptors/m-p/229432#M4822</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;BR /&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using the TWR-K60N512 and the TWR-SER modules. My project is a CAN to Ethernet bridge bare-metal system.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Using the drivers provided by Freescale I am reasonably sure I have the ENET configured correctly. Also can take a register dump from the PHY and the contents look OK cross checking with the KSZ8041 Datasheet. When I connect the provided Ethernet cable to my PC I get both green LEDs active, with one LED flashing each time my PC sends an Ethernet packet (I am spying using MS Network Monitor).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have hard coded a TX packet and called enet_transmit_packet function. So both TDAR and RDAR are set but no TX or RX events are occurring. The RX and TX descriptor ring buffers are never altered as I expect they would be.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;My question is does the uDMA need any consideration? I am running a very simple bare metal system that has not touched the AIPS, DMA, etc.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Or any other tips would be greatly appreciated :-)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Matthew&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Jul 2013 04:25:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/ENET-uDMA-and-Descriptors/m-p/229432#M4822</guid>
      <dc:creator>matthewdowsett</dc:creator>
      <dc:date>2013-07-30T04:25:24Z</dc:date>
    </item>
    <item>
      <title>Re: ENET uDMA and Descriptors</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/ENET-uDMA-and-Descriptors/m-p/229433#M4823</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Problem solved - the issue was in the MCG setup - a clocking issue. It appears that the uDMA does not need any consideration other than clearing the MPU CESR VLD bit.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Matthew&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 05 Aug 2013 01:58:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/ENET-uDMA-and-Descriptors/m-p/229433#M4823</guid>
      <dc:creator>matthewdowsett</dc:creator>
      <dc:date>2013-08-05T01:58:48Z</dc:date>
    </item>
    <item>
      <title>Re: ENET uDMA and Descriptors</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/ENET-uDMA-and-Descriptors/m-p/229434#M4824</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Matthew,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;that's great, thanks for sharing the workaround with us!&lt;/P&gt;&lt;P&gt;You rock!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best,&lt;/P&gt;&lt;P&gt;Monica.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 16 Aug 2013 19:02:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/ENET-uDMA-and-Descriptors/m-p/229434#M4824</guid>
      <dc:creator>Monica</dc:creator>
      <dc:date>2013-08-16T19:02:28Z</dc:date>
    </item>
  </channel>
</rss>

