<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックRe: KV5x cache and linker file</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KV5x-cache-and-linker-file/m-p/754439#M46009</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;First of all, cache is not a part of ITCM. It is standalone. Icache is mainly for flash and dcache is mainly for OCRAM. TCM means tightly coupled memory. CPU core can access them very quickly, so they dont need cache.&lt;BR /&gt;1. Yes, you can use m_data freely.&lt;BR /&gt;2. m_data and m_data2 are almost same. M_data3 may slower than m_data and m_data2, because data accesses are performed over the AXIM interface. &lt;BR /&gt;3. I think this is may because some KV58/56 do not have OCRAM. And to most of the demo, m_data/m_data2 is enough.&lt;BR /&gt;4. Yes,&amp;nbsp; put critical code in ITCM and critical data in DTCM is sensible.&lt;BR /&gt;5. It's up to your case.&lt;BR /&gt;6. I can find this name. I guess if you don't want some data cacheable, you can use it to put the data into m_data.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Jing&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 02 Apr 2018 10:17:29 GMT</pubDate>
    <dc:creator>jingpan</dc:creator>
    <dc:date>2018-04-02T10:17:29Z</dc:date>
    <item>
      <title>KV5x cache and linker file</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KV5x-cache-and-linker-file/m-p/754438#M46008</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Good morning&lt;/P&gt;&lt;P&gt;I am using the&amp;nbsp;TWR-KV58F220M.&lt;/P&gt;&lt;P&gt;I would like to see in order the cache usage and the linker file.&lt;/P&gt;&lt;P&gt;I read the&amp;nbsp;MKV58F1M0xxx24_flash.ld and I see the&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_data_3 space not used at all.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;m_data_2 used only for the heap and stack&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;m_data for everything.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The URM of the processor does not detail about the initialization of the cache, the Figure 2-1. is presenting the cache area as part of a block, so I suppose the 16KB + 8KB are inside the m_data and should not be used as data holder unless the cache is disabled.&lt;/P&gt;&lt;P&gt;in the&amp;nbsp;Chapter 3&amp;nbsp;Core Overview there is a summative description of some memory area.&lt;/P&gt;&lt;P&gt;I do not find a clear description of what the different ram spaces are referring to.&lt;/P&gt;&lt;P&gt;So some simple questions are:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Is the &lt;STRONG&gt;m_data&lt;/STRONG&gt; area totaly freely usable for data and ram mapped code?&lt;/LI&gt;&lt;LI&gt;are the &lt;STRONG&gt;m_data2&lt;/STRONG&gt; and &lt;STRONG&gt;m_data3 &lt;/STRONG&gt;slower than &lt;STRONG&gt;m_data&lt;/STRONG&gt;?&lt;/LI&gt;&lt;LI&gt;why the linker file does not use the &lt;STRONG&gt;m_data3&lt;/STRONG&gt;?&lt;/LI&gt;&lt;LI&gt;If I want to choice the &lt;STRONG&gt;m_data&lt;/STRONG&gt;, assumed faster for critical code and data is is possible?&lt;/LI&gt;&lt;LI&gt;Should I move the&lt;STRONG&gt; .data&lt;/STRONG&gt; and the&lt;STRONG&gt; .bss&lt;/STRONG&gt; in the &lt;STRONG&gt;m_data2&lt;/STRONG&gt; or &lt;STRONG&gt;m_data3&lt;/STRONG&gt; for granting more space in the faster &lt;STRONG&gt;m_data&lt;/STRONG&gt;?&lt;/LI&gt;&lt;LI&gt;There are two section in &lt;STRONG&gt;m_data&lt;/STRONG&gt; called&amp;nbsp;&amp;nbsp;&lt;STRONG&gt;.ncache.init&lt;/STRONG&gt; and&amp;nbsp;&amp;nbsp;&lt;STRONG&gt;.ncache&lt;/STRONG&gt;... What are they?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I hope I can get some answers..&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank You&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Pietro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 31 Mar 2018 09:29:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KV5x-cache-and-linker-file/m-p/754438#M46008</guid>
      <dc:creator>pietrodicastri</dc:creator>
      <dc:date>2018-03-31T09:29:42Z</dc:date>
    </item>
    <item>
      <title>Re: KV5x cache and linker file</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KV5x-cache-and-linker-file/m-p/754439#M46009</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;First of all, cache is not a part of ITCM. It is standalone. Icache is mainly for flash and dcache is mainly for OCRAM. TCM means tightly coupled memory. CPU core can access them very quickly, so they dont need cache.&lt;BR /&gt;1. Yes, you can use m_data freely.&lt;BR /&gt;2. m_data and m_data2 are almost same. M_data3 may slower than m_data and m_data2, because data accesses are performed over the AXIM interface. &lt;BR /&gt;3. I think this is may because some KV58/56 do not have OCRAM. And to most of the demo, m_data/m_data2 is enough.&lt;BR /&gt;4. Yes,&amp;nbsp; put critical code in ITCM and critical data in DTCM is sensible.&lt;BR /&gt;5. It's up to your case.&lt;BR /&gt;6. I can find this name. I guess if you don't want some data cacheable, you can use it to put the data into m_data.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Jing&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 02 Apr 2018 10:17:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KV5x-cache-and-linker-file/m-p/754439#M46009</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2018-04-02T10:17:29Z</dc:date>
    </item>
    <item>
      <title>Re: KV5x cache and linker file</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KV5x-cache-and-linker-file/m-p/754440#M46010</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hei&amp;nbsp;&lt;SPAN style="background-color: #ffffff; font-weight: 300;"&gt;Jing Pan&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;That's an optimal answer.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thak You&lt;/P&gt;&lt;P&gt;Pietro&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Apr 2018 06:31:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KV5x-cache-and-linker-file/m-p/754440#M46010</guid>
      <dc:creator>pietrodicastri</dc:creator>
      <dc:date>2018-04-04T06:31:08Z</dc:date>
    </item>
  </channel>
</rss>

