<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックLPFLL clock accuracy issue of MKE14Z256VLL7</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPFLL-clock-accuracy-issue-of-MKE14Z256VLL7/m-p/726689#M44437</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;MKE14Z256VLL7 is used for our motor control board.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;The crystal&lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt; frequency is 4 MHz and &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;LPFLL clock frequrncy is set to 72MHz. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;T&lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;he LPFLL clock is used for &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;FlexTimer 0&lt;/SPAN&gt; &lt;SPAN style="font-size: 11.0pt;"&gt;(&lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;FTM0). The FTM0 is used for motor PWM control. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;By testing we found that there are some LPFLL clock errors. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;Three target boards are used for the test. The clock errors from 2 boards are &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0; background: white;"&gt;negligible&lt;/SPAN&gt; &lt;STRONG&gt;while the clock error from the 3&lt;SUP&gt;rd&lt;/SUP&gt; one is about 0.8%.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;Then the crystal is changed for the 3rd board but error is still the same.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0; background: white;"&gt;What could be source of the clock error?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 26 Oct 2017 19:19:57 GMT</pubDate>
    <dc:creator>qinshengli</dc:creator>
    <dc:date>2017-10-26T19:19:57Z</dc:date>
    <item>
      <title>LPFLL clock accuracy issue of MKE14Z256VLL7</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPFLL-clock-accuracy-issue-of-MKE14Z256VLL7/m-p/726689#M44437</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;MKE14Z256VLL7 is used for our motor control board.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;The crystal&lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt; frequency is 4 MHz and &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;LPFLL clock frequrncy is set to 72MHz. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;T&lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;he LPFLL clock is used for &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;FlexTimer 0&lt;/SPAN&gt; &lt;SPAN style="font-size: 11.0pt;"&gt;(&lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;FTM0). The FTM0 is used for motor PWM control. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;By testing we found that there are some LPFLL clock errors. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;Three target boards are used for the test. The clock errors from 2 boards are &lt;/SPAN&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0; background: white;"&gt;negligible&lt;/SPAN&gt; &lt;STRONG&gt;while the clock error from the 3&lt;SUP&gt;rd&lt;/SUP&gt; one is about 0.8%.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0;"&gt;Then the crystal is changed for the 3rd board but error is still the same.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 11.0pt; color: #0070c0; background: white;"&gt;What could be source of the clock error?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 26 Oct 2017 19:19:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPFLL-clock-accuracy-issue-of-MKE14Z256VLL7/m-p/726689#M44437</guid>
      <dc:creator>qinshengli</dc:creator>
      <dc:date>2017-10-26T19:19:57Z</dc:date>
    </item>
    <item>
      <title>Re: LPFLL clock accuracy issue of MKE14Z256VLL7</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPFLL-clock-accuracy-issue-of-MKE14Z256VLL7/m-p/726690#M44438</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Qinsheng,&lt;/P&gt;&lt;P&gt;the LPFLL Frequency accuracy in closed loop is 1%. So you'd better do not use FLL as the clock base.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Jing&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 30 Oct 2017 09:12:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPFLL-clock-accuracy-issue-of-MKE14Z256VLL7/m-p/726690#M44438</guid>
      <dc:creator>jingpan</dc:creator>
      <dc:date>2017-10-30T09:12:17Z</dc:date>
    </item>
  </channel>
</rss>

