<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックRe: Hardware layout with Kinetis K64 and LAN PHY RMII</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Hardware-layout-with-Kinetis-K64-and-LAN-PHY-RMII/m-p/656502#M40132</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;A _jive_internal="true" data-content-finding="Community" data-userid="226910" data-username="vilemzavodny-b50857" href="https://community.nxp.com/people/vilemzavodny-b50857"&gt;Vilem Zavodny&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;I apologize for the delay.&lt;/P&gt;&lt;P&gt;I was checking your design used as reference the actual FRDM K64 Schematics REV E, &amp;nbsp;I mention the Revision because there was a change in the design, &amp;nbsp;some resistors connected to the &amp;nbsp;TD+_R1 and TD-_R2 and RD+_R7 and &amp;nbsp;RD-_R8&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/13566iE14149B285348B87/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;they are marked as DNP (Do not populate), this is because this resistors&amp;nbsp;will increase the load on the signals thus shorten the cable lengthin rev D(this resistors are populated) the cable length is ~2 feet long. while rev E can achieve ~200+ ft . this is the only thing that I found different from our &lt;A href="http://www.nxp.com/assets/downloads/data/en/printed-circuit-boards/FRDM-K64F.zip"&gt;FRDM K64&lt;/A&gt;&amp;nbsp;schemati. please verify this with your PHY DS.&lt;/P&gt;&lt;P&gt;And let me know if this helped you.&lt;/P&gt;&lt;P&gt;have a great day !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;Jonathan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 16 Feb 2017 17:23:07 GMT</pubDate>
    <dc:creator>Jonathan_Iglesias</dc:creator>
    <dc:date>2017-02-16T17:23:07Z</dc:date>
    <item>
      <title>Hardware layout with Kinetis K64 and LAN PHY RMII</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Hardware-layout-with-Kinetis-K64-and-LAN-PHY-RMII/m-p/656501#M40131</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I am working on own design with microcontroller Kinetis K64 and LAN PHY. I had any issues with this connection. Now, I changed some parts and I changed PHY because package of this chip. I selected DP83848. Have you anybody have any experiences with it?&lt;/P&gt;&lt;P&gt;I am attaching my schematic, could you anybody check it, please?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 31 Jan 2017 08:26:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Hardware-layout-with-Kinetis-K64-and-LAN-PHY-RMII/m-p/656501#M40131</guid>
      <dc:creator>VilemZ</dc:creator>
      <dc:date>2017-01-31T08:26:15Z</dc:date>
    </item>
    <item>
      <title>Re: Hardware layout with Kinetis K64 and LAN PHY RMII</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Hardware-layout-with-Kinetis-K64-and-LAN-PHY-RMII/m-p/656502#M40132</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;A _jive_internal="true" data-content-finding="Community" data-userid="226910" data-username="vilemzavodny-b50857" href="https://community.nxp.com/people/vilemzavodny-b50857"&gt;Vilem Zavodny&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;I apologize for the delay.&lt;/P&gt;&lt;P&gt;I was checking your design used as reference the actual FRDM K64 Schematics REV E, &amp;nbsp;I mention the Revision because there was a change in the design, &amp;nbsp;some resistors connected to the &amp;nbsp;TD+_R1 and TD-_R2 and RD+_R7 and &amp;nbsp;RD-_R8&amp;nbsp;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/13566iE14149B285348B87/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;they are marked as DNP (Do not populate), this is because this resistors&amp;nbsp;will increase the load on the signals thus shorten the cable lengthin rev D(this resistors are populated) the cable length is ~2 feet long. while rev E can achieve ~200+ ft . this is the only thing that I found different from our &lt;A href="http://www.nxp.com/assets/downloads/data/en/printed-circuit-boards/FRDM-K64F.zip"&gt;FRDM K64&lt;/A&gt;&amp;nbsp;schemati. please verify this with your PHY DS.&lt;/P&gt;&lt;P&gt;And let me know if this helped you.&lt;/P&gt;&lt;P&gt;have a great day !&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;Jonathan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Feb 2017 17:23:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Hardware-layout-with-Kinetis-K64-and-LAN-PHY-RMII/m-p/656502#M40132</guid>
      <dc:creator>Jonathan_Iglesias</dc:creator>
      <dc:date>2017-02-16T17:23:07Z</dc:date>
    </item>
  </channel>
</rss>

