<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LPUART on KL17Z support Ring buffer (FIFO) ?  in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPUART-on-KL17Z-support-Ring-buffer-FIFO/m-p/655653#M40022</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt;I cannot find clear information about that :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does LPUART peripheral on KL17Z256VLH4 support Ring buffer (FIFO) ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The &lt;STRONG&gt;&lt;EM&gt;MKL17Z4_features.h&lt;/EM&gt; &lt;/STRONG&gt;file set by default FIFO to 0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: andale mono,monospace;"&gt;#define FSL_FEATURE_LPUART_HAS_FIFO (0)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Setting this feature to 1 generate error in compilation&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;SPAN style="color: #ff0000;"&gt;../drivers/fsl_lpuart.h:153:32: error: 'LPUART_FIFO_RXEMPT_MASK' undeclared here (not in a function)&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So I guess that KL17Z does not support it but I want to be sure.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 20 Oct 2016 16:20:46 GMT</pubDate>
    <dc:creator>mr_max</dc:creator>
    <dc:date>2016-10-20T16:20:46Z</dc:date>
    <item>
      <title>LPUART on KL17Z support Ring buffer (FIFO) ?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPUART-on-KL17Z-support-Ring-buffer-FIFO/m-p/655653#M40022</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt;I cannot find clear information about that :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Does LPUART peripheral on KL17Z256VLH4 support Ring buffer (FIFO) ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The &lt;STRONG&gt;&lt;EM&gt;MKL17Z4_features.h&lt;/EM&gt; &lt;/STRONG&gt;file set by default FIFO to 0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: andale mono,monospace;"&gt;#define FSL_FEATURE_LPUART_HAS_FIFO (0)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Setting this feature to 1 generate error in compilation&lt;/P&gt;&lt;BLOCKQUOTE class="jive_macro_quote jive-quote jive_text_macro"&gt;&lt;P&gt;&lt;SPAN style="color: #ff0000;"&gt;../drivers/fsl_lpuart.h:153:32: error: 'LPUART_FIFO_RXEMPT_MASK' undeclared here (not in a function)&lt;/SPAN&gt;&lt;/P&gt;&lt;/BLOCKQUOTE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So I guess that KL17Z does not support it but I want to be sure.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 20 Oct 2016 16:20:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPUART-on-KL17Z-support-Ring-buffer-FIFO/m-p/655653#M40022</guid>
      <dc:creator>mr_max</dc:creator>
      <dc:date>2016-10-20T16:20:46Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART on KL17Z support Ring buffer (FIFO) ?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPUART-on-KL17Z-support-Ring-buffer-FIFO/m-p/655654#M40023</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Maxime Dolberg,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Yes, your suppose is correct.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; KL17Z256VLH4&amp;nbsp; doesn't have the FIFO, it just has the data buffer, so the KSDK set the fifo to 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps you!&lt;/P&gt;&lt;P&gt;If you still have question, please contact me!&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Kerry&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 21 Oct 2016 05:35:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPUART-on-KL17Z-support-Ring-buffer-FIFO/m-p/655654#M40023</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2016-10-21T05:35:20Z</dc:date>
    </item>
    <item>
      <title>Re: LPUART on KL17Z support Ring buffer (FIFO) ?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPUART-on-KL17Z-support-Ring-buffer-FIFO/m-p/655655#M40024</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Ok I see. Thank you. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 24 Oct 2016 15:49:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LPUART-on-KL17Z-support-Ring-buffer-FIFO/m-p/655655#M40024</guid>
      <dc:creator>mr_max</dc:creator>
      <dc:date>2016-10-24T15:49:30Z</dc:date>
    </item>
  </channel>
</rss>

