<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Microcontrollers中的主题 Re: ADC Problem</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/ADC-Problem/m-p/655350#M40012</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;The peak SNR performance of the Kinetis-M SD ADC is 92dB @ PGA&amp;nbsp;gain=x1, Vp-p=1V and 3000sps. It is approx. 15 bit performance - which is also the real performance=expectation of the device.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you intend to design power meter then this SD ADC will produce very accurate results - refer to pages 25-26 of the 1 phase power meter design:&amp;nbsp;&lt;A class="link-titled" href="http://www.nxp.com/doc/DRM143" title="http://www.nxp.com/doc/DRM143"&gt;http://www.nxp.com/doc/DRM143&lt;/A&gt;.&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For other applications, in general, you could consider software averaging but this approach will result in reduction output sample rate in turn for getting additional bits of SNR.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind regards,&lt;/P&gt;&lt;P&gt;Martin M.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 10 Apr 2017 15:01:16 GMT</pubDate>
    <dc:creator>MarMi</dc:creator>
    <dc:date>2017-04-10T15:01:16Z</dc:date>
    <item>
      <title>ADC Problem</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/ADC-Problem/m-p/655349#M40011</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We were evaluating Freescale IC “MKM33Z128ACLH5” last from two months. But it is found that IC is not working as per expectation in its basic ADC functionality itself. For e.g. For 24 Bit ADC, it is not even showing 14 bit performance on the Freescale development board itself&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 06 Apr 2017 12:28:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/ADC-Problem/m-p/655349#M40011</guid>
      <dc:creator>harshall</dc:creator>
      <dc:date>2017-04-06T12:28:32Z</dc:date>
    </item>
    <item>
      <title>Re: ADC Problem</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/ADC-Problem/m-p/655350#M40012</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;The peak SNR performance of the Kinetis-M SD ADC is 92dB @ PGA&amp;nbsp;gain=x1, Vp-p=1V and 3000sps. It is approx. 15 bit performance - which is also the real performance=expectation of the device.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you intend to design power meter then this SD ADC will produce very accurate results - refer to pages 25-26 of the 1 phase power meter design:&amp;nbsp;&lt;A class="link-titled" href="http://www.nxp.com/doc/DRM143" title="http://www.nxp.com/doc/DRM143"&gt;http://www.nxp.com/doc/DRM143&lt;/A&gt;.&amp;nbsp;&amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For other applications, in general, you could consider software averaging but this approach will result in reduction output sample rate in turn for getting additional bits of SNR.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind regards,&lt;/P&gt;&lt;P&gt;Martin M.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Apr 2017 15:01:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/ADC-Problem/m-p/655350#M40012</guid>
      <dc:creator>MarMi</dc:creator>
      <dc:date>2017-04-10T15:01:16Z</dc:date>
    </item>
  </channel>
</rss>

