<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MK10DX256VLK7 Flexbus in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MK10DX256VLK7-Flexbus/m-p/646782#M39255</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The manual I am reading at the moment confuses me.&amp;nbsp; It states:&lt;/P&gt;&lt;P&gt;&lt;EM&gt;"When Flexbus is used in a multiplexed configuration, the full 32 bit address is driven on the first clock of a bus cycle (address phase).&amp;nbsp; After the first clock, the data is driven on the bus (data phase).&amp;nbsp; During the data phase, the address is driven on the pins not used for data.&amp;nbsp; For example, in 16-bit mode, the lower address is driven on FB_AD15 - FB_AD0, and in 8-bit mode, the lower address is driven on FB_AD23 - FB_AD0"&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;This confuses me as the MK10DX256VLK7 only has FB_AD0 to FB_AD19.&amp;nbsp; My question is thus, does this MCU place the full 20-bit address on the bus - FB_AD0 - FB_AD19?&amp;nbsp; I only want to make use of an 8-bit wide data bus.&amp;nbsp; Which lines must I latch?&amp;nbsp; Must I latch FB_AD0 - FB_AD15?&amp;nbsp; If so, to which lines do I connect the data bus to?&amp;nbsp; Do I connect D0 - D7 to FB_AD0 - FB_AD7 or do I connect D0 - D7 to FB_AD8 - FB_AD15?&lt;/P&gt;&lt;P&gt;The bus is multiplexed, and I am only using an 8-bit data bus.&amp;nbsp; The manual I am reading is a little cryptic.&amp;nbsp; Please help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Quentin&lt;/P&gt;&lt;PRE&gt;&lt;/PRE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 04 Dec 2016 04:06:07 GMT</pubDate>
    <dc:creator>quentinbarry</dc:creator>
    <dc:date>2016-12-04T04:06:07Z</dc:date>
    <item>
      <title>MK10DX256VLK7 Flexbus</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MK10DX256VLK7-Flexbus/m-p/646782#M39255</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The manual I am reading at the moment confuses me.&amp;nbsp; It states:&lt;/P&gt;&lt;P&gt;&lt;EM&gt;"When Flexbus is used in a multiplexed configuration, the full 32 bit address is driven on the first clock of a bus cycle (address phase).&amp;nbsp; After the first clock, the data is driven on the bus (data phase).&amp;nbsp; During the data phase, the address is driven on the pins not used for data.&amp;nbsp; For example, in 16-bit mode, the lower address is driven on FB_AD15 - FB_AD0, and in 8-bit mode, the lower address is driven on FB_AD23 - FB_AD0"&lt;/EM&gt;&lt;/P&gt;&lt;P&gt;This confuses me as the MK10DX256VLK7 only has FB_AD0 to FB_AD19.&amp;nbsp; My question is thus, does this MCU place the full 20-bit address on the bus - FB_AD0 - FB_AD19?&amp;nbsp; I only want to make use of an 8-bit wide data bus.&amp;nbsp; Which lines must I latch?&amp;nbsp; Must I latch FB_AD0 - FB_AD15?&amp;nbsp; If so, to which lines do I connect the data bus to?&amp;nbsp; Do I connect D0 - D7 to FB_AD0 - FB_AD7 or do I connect D0 - D7 to FB_AD8 - FB_AD15?&lt;/P&gt;&lt;P&gt;The bus is multiplexed, and I am only using an 8-bit data bus.&amp;nbsp; The manual I am reading is a little cryptic.&amp;nbsp; Please help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Quentin&lt;/P&gt;&lt;PRE&gt;&lt;/PRE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 04 Dec 2016 04:06:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MK10DX256VLK7-Flexbus/m-p/646782#M39255</guid>
      <dc:creator>quentinbarry</dc:creator>
      <dc:date>2016-12-04T04:06:07Z</dc:date>
    </item>
    <item>
      <title>Re: MK10DX256VLK7 Flexbus</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MK10DX256VLK7-Flexbus/m-p/646783#M39256</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;MK10DX256VLK7 chip with limited pin resource and related Flexbus module also with limited pin resource. As customer mentioned, it just provides FB_AD[0:19].&lt;/P&gt;&lt;P&gt;For customer want to use 8-bit port size, customer can use below configuration:&lt;/P&gt;&lt;P&gt;The Flexbus 8-bit data line using FB_AD[7:0] with FB_CSCR0 register [BLS] bit equal 1.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/9635i45056B427B82E654/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The address line, customer can use FB_AD[0:19] pins. How many pins should be used, which is based on the external connected memory size.&lt;/P&gt;&lt;P&gt;The hardware design, customer can use address latch chip, please refer TWR-K20D72M board Flexbus address latch circuit as an example:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_135.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/9636iA1EF3A68BBC35E42/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_135.png" alt="pastedImage_135.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Customer could download TWR-K20D72M board schematics from &lt;A href="http://www.nxp.com/assets/downloads/data/en/schematics/TWR-K20D72M_SCH1.pdf"&gt;here&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Ma Hui&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Dec 2016 01:16:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MK10DX256VLK7-Flexbus/m-p/646783#M39256</guid>
      <dc:creator>Hui_Ma</dc:creator>
      <dc:date>2016-12-06T01:16:34Z</dc:date>
    </item>
  </channel>
</rss>

