<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: k20 reset pin filter in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/k20-reset-pin-filter/m-p/644783#M39128</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, MaoLei,&lt;/P&gt;&lt;P&gt;I have checked the data sheet of K20, the minimum width of Reset signal is 100nS with digital filtering disabled. In order to avoid to reset the chip with noise, we add the digital filtering feature, the short low logic is regarded as noise.&lt;/P&gt;&lt;P&gt;With LPO clock as filtering clock, I think the 5ms is the minimum requirement. If you set the Reset signal with 6ms,7ms....low width, can you reset the chip or not?&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Xiangjun rong&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The LLWU implements optional 3-cycle glitch filters, based on the LPO clock. A&lt;BR /&gt;detected external pin, either wakeup or RESET, is required to remain asserted until the&lt;BR /&gt;enabled glitch filter times out. Additional latency of up to 2 cycles is due to&lt;BR /&gt;synchronization, which results in a total of up to 5 cycles of delay before the detect&lt;BR /&gt;circuit alerts the system to the wakeup or reset event when the filter function is enabled.&lt;BR /&gt;Two wakeup detect filters are available to detect up to two external pins. A separate reset&lt;BR /&gt;filter is on the RESET pin. Glitch filtering is not provided on the internal modules.&lt;BR /&gt;For internal module wakeup operation, the WUMEx bit enables the associated module as&lt;BR /&gt;a wakeup source.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 03 Jan 2017 07:11:13 GMT</pubDate>
    <dc:creator>xiangjun_rong</dc:creator>
    <dc:date>2017-01-03T07:11:13Z</dc:date>
    <item>
      <title>k20 reset pin filter</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/k20-reset-pin-filter/m-p/644781#M39126</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I used&amp;nbsp;&lt;SPAN style="font-size: 10.5pt; color: #1f497d;"&gt;MK20DX256&lt;SPAN style="background: yellow;"&gt;Z&lt;/SPAN&gt;VMC10. W&lt;/SPAN&gt;&lt;SPAN style="font-size: 10.5pt; color: #1f497d;"&gt;ant use reset pin filter function. But no works.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;If we make reset pin low level &amp;lt; 5mS, the k20 will not reset. But k20 reset.&lt;/P&gt;&lt;P&gt;Where are the problem?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.5pt; color: #1f497d;"&gt;k20 datasheet:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.5pt; color: #1f497d;"&gt;The RESET pin supports digital filtering in all modes of operation. For LLS and VLLSx&lt;BR /&gt;modes, the LLWU provides an optional fixed digital filter running off the 1 kHz LPO&lt;BR /&gt;clock.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.5pt; color: #1f497d;"&gt;The LPO filter is simple with a fixed filter value count of 3. There is also a synchronizer&lt;BR /&gt;on the input signal that results in an associated latency (2 cycles). As such, it takes 5&lt;BR /&gt;cycles to complete a transition from low-to-high or high-to-low. The LPO Filter&lt;BR /&gt;initializes to off (logic 1) when the LPO filter is not enabled.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.5pt; color: #1f497d;"&gt;code :&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.0pt; color: black;"&gt;SIM_SOPT6 |= (0x02 &amp;lt;&amp;lt; 29);&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 27 Dec 2016 07:11:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/k20-reset-pin-filter/m-p/644781#M39126</guid>
      <dc:creator>leimao</dc:creator>
      <dc:date>2016-12-27T07:11:41Z</dc:date>
    </item>
    <item>
      <title>Re: k20 reset pin filter</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/k20-reset-pin-filter/m-p/644782#M39127</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;seems it's chip bug. the old chip cannot use this function&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Dec 2016 03:10:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/k20-reset-pin-filter/m-p/644782#M39127</guid>
      <dc:creator>leimao</dc:creator>
      <dc:date>2016-12-28T03:10:51Z</dc:date>
    </item>
    <item>
      <title>Re: k20 reset pin filter</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/k20-reset-pin-filter/m-p/644783#M39128</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, MaoLei,&lt;/P&gt;&lt;P&gt;I have checked the data sheet of K20, the minimum width of Reset signal is 100nS with digital filtering disabled. In order to avoid to reset the chip with noise, we add the digital filtering feature, the short low logic is regarded as noise.&lt;/P&gt;&lt;P&gt;With LPO clock as filtering clock, I think the 5ms is the minimum requirement. If you set the Reset signal with 6ms,7ms....low width, can you reset the chip or not?&lt;/P&gt;&lt;P&gt;BR&lt;/P&gt;&lt;P&gt;Xiangjun rong&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The LLWU implements optional 3-cycle glitch filters, based on the LPO clock. A&lt;BR /&gt;detected external pin, either wakeup or RESET, is required to remain asserted until the&lt;BR /&gt;enabled glitch filter times out. Additional latency of up to 2 cycles is due to&lt;BR /&gt;synchronization, which results in a total of up to 5 cycles of delay before the detect&lt;BR /&gt;circuit alerts the system to the wakeup or reset event when the filter function is enabled.&lt;BR /&gt;Two wakeup detect filters are available to detect up to two external pins. A separate reset&lt;BR /&gt;filter is on the RESET pin. Glitch filtering is not provided on the internal modules.&lt;BR /&gt;For internal module wakeup operation, the WUMEx bit enables the associated module as&lt;BR /&gt;a wakeup source.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Jan 2017 07:11:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/k20-reset-pin-filter/m-p/644783#M39128</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2017-01-03T07:11:13Z</dc:date>
    </item>
  </channel>
</rss>

