<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MKL17Z64VFM4 Interrupt priorities in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKL17Z64VFM4-Interrupt-priorities/m-p/622964#M37284</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; In&amp;nbsp;&lt;A class="" href="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/kinetis-cortex-m-mcus/l-series/kinetis-kl1x-48-mhz-general-purpose-connectivity-ultra-low-power-mcus:KL1x" rel="nofollow" style="color: #326ca6; background-color: #ffffff; text-decoration: underline; font-size: 14px;"&gt;MKL17Z64VFM4&lt;/A&gt;&amp;nbsp;we have totally 4 levels of interrupt priorities.Which value form 1 - &amp;nbsp;4 indicates highest priority.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 06 Mar 2017 12:26:04 GMT</pubDate>
    <dc:creator>jagadeeshkumar</dc:creator>
    <dc:date>2017-03-06T12:26:04Z</dc:date>
    <item>
      <title>MKL17Z64VFM4 Interrupt priorities</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKL17Z64VFM4-Interrupt-priorities/m-p/622964#M37284</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; In&amp;nbsp;&lt;A class="" href="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/kinetis-cortex-m-mcus/l-series/kinetis-kl1x-48-mhz-general-purpose-connectivity-ultra-low-power-mcus:KL1x" rel="nofollow" style="color: #326ca6; background-color: #ffffff; text-decoration: underline; font-size: 14px;"&gt;MKL17Z64VFM4&lt;/A&gt;&amp;nbsp;we have totally 4 levels of interrupt priorities.Which value form 1 - &amp;nbsp;4 indicates highest priority.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Mar 2017 12:26:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKL17Z64VFM4-Interrupt-priorities/m-p/622964#M37284</guid>
      <dc:creator>jagadeeshkumar</dc:creator>
      <dc:date>2017-03-06T12:26:04Z</dc:date>
    </item>
    <item>
      <title>Re: MKL17Z64VFM4 Interrupt priorities</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKL17Z64VFM4-Interrupt-priorities/m-p/622965#M37285</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Of the four levels the two bits of interrupt priority implemented in your M0 core '0' is the highest, and '3' is the lowest.&amp;nbsp; Note that the two 'implemented bits' are the HIGHEST TWO of the potentially-8-bit priority registers, so watch what 'tools' you use to see if you need to supply '3' or '192' to get the 'lowest' installed --- you are looking for something like a '&amp;lt;&amp;lt; (8 - ARM_INTERRUPT_LEVEL_BITS)' factor to tell you to use the 'zero to three' values.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 06 Mar 2017 12:35:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/MKL17Z64VFM4-Interrupt-priorities/m-p/622965#M37285</guid>
      <dc:creator>egoodii</dc:creator>
      <dc:date>2017-03-06T12:35:11Z</dc:date>
    </item>
  </channel>
</rss>

