<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: CLKOUT in MK70F150 at PTA6 in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549993#M33481</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Charles&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, I enabled clock for portA, and no, I'm not getting a HardFault. Actually, the other lines of flexbus are working as expected (FB_ALE, FB_OE...). I can successfully access an external SRAM on different address, because this SRAM doesn't need CLKOUT.&lt;/P&gt;&lt;P&gt;Flexbus is configured in multiplexed mode: 32bit address and 16bit data, left justified.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Clock is configured in FEE mode, using external RTC clock (32.768Hz) and using FLL to get up to almost 48MHz (DMX32=1, DRS=1, this gives a x1464 factor, getting a 47.972352MHz clock)&lt;/P&gt;&lt;P&gt;FlexBus clock is divided by 2, so, I should get a FB_CLKOUT of almost 24MHz&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 29 Jul 2016 08:16:56 GMT</pubDate>
    <dc:creator>dgalbarra</dc:creator>
    <dc:date>2016-07-29T08:16:56Z</dc:date>
    <item>
      <title>CLKOUT in MK70F150 at PTA6</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549991#M33479</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;According to Reference Manual, CLKOUT signal should be available at PTA6 pin, using Alt5 Mux configuration.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, I can't see this signal in this pin. We have developed hardware with FlexBus access to external FPGA, and we need this signal in this pin for clocking FPGA. &lt;/P&gt;&lt;P&gt;This is our configuration:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;SIM_SOPT2[FBSL]=11 &lt;/P&gt;&lt;P&gt;SIM_SOPT2[CLKOUTSEL]=000 (FlexBus clock, Reset value)&lt;/P&gt;&lt;P&gt;SIM_SCGC7[FLEXBUS]=1&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;PORTA_PCR6: 0x00000540&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; PORTA_PCR6[MUX] = 101 (Alt5)&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; PORTA_PCR6[DSE] = 1 (We tried both configurations, none is working)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is there anything else I am missing?&lt;/P&gt;&lt;P&gt;We have tried other values for SIM_SOPT2[CLKOUTSEL], but we can't see any kind of clock in that pin.&lt;/P&gt;&lt;P&gt;Ball is correctly soldered because we can move pin as GPIO.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Any suggestions?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 28 Jul 2016 12:46:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549991#M33479</guid>
      <dc:creator>dgalbarra</dc:creator>
      <dc:date>2016-07-28T12:46:10Z</dc:date>
    </item>
    <item>
      <title>Re: CLKOUT in MK70F150 at PTA6</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549992#M33480</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi David,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I understand you didn't mention anything about getting a hard fault, but just for the sake of trying to help you figure out what could be wrong I'll ask - did you enable the clock for Port A?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If you didn't, then you're going to need to set the bit in SIM_SCGC5[PORTA].&lt;/P&gt;&lt;P&gt;I would also recommend executing any code involving the SCGC (Sim Clock Gate Control) register before anything else - to ensure that any peripherals you adjust are clocked before you change them.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Otherwise, I may need more info because to me everything else looks correct, although I could be overseeing something. Maybe you could describe your clock configuration a bit more? What mode is your MCG module in?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 28 Jul 2016 18:23:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549992#M33480</guid>
      <dc:creator>charlesasquith</dc:creator>
      <dc:date>2016-07-28T18:23:58Z</dc:date>
    </item>
    <item>
      <title>Re: CLKOUT in MK70F150 at PTA6</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549993#M33481</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Charles&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Yes, I enabled clock for portA, and no, I'm not getting a HardFault. Actually, the other lines of flexbus are working as expected (FB_ALE, FB_OE...). I can successfully access an external SRAM on different address, because this SRAM doesn't need CLKOUT.&lt;/P&gt;&lt;P&gt;Flexbus is configured in multiplexed mode: 32bit address and 16bit data, left justified.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Clock is configured in FEE mode, using external RTC clock (32.768Hz) and using FLL to get up to almost 48MHz (DMX32=1, DRS=1, this gives a x1464 factor, getting a 47.972352MHz clock)&lt;/P&gt;&lt;P&gt;FlexBus clock is divided by 2, so, I should get a FB_CLKOUT of almost 24MHz&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 29 Jul 2016 08:16:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549993#M33481</guid>
      <dc:creator>dgalbarra</dc:creator>
      <dc:date>2016-07-29T08:16:56Z</dc:date>
    </item>
    <item>
      <title>Re: CLKOUT in MK70F150 at PTA6</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549994#M33482</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi David,&lt;/P&gt;&lt;P&gt;Sorry for late response.&lt;/P&gt;&lt;P&gt;We got confirmation from design team, PTA6 is not assigned any function on ALT5, so it cannot route out CLKOUT on K70. This is a documentation issue and will be fixed later.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Robin&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 02 Aug 2016 02:48:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/CLKOUT-in-MK70F150-at-PTA6/m-p/549994#M33482</guid>
      <dc:creator>Robin_Shen</dc:creator>
      <dc:date>2016-08-02T02:48:44Z</dc:date>
    </item>
  </channel>
</rss>

