<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: FLL of KEA-128? in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463975#M27879</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vignesh,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Please read the FLL function:&lt;/P&gt;&lt;P&gt;&lt;A href="https://en.wikipedia.org/wiki/Frequency-locked_loop" title="https://en.wikipedia.org/wiki/Frequency-locked_loop"&gt;Frequency-locked loop - Wikipedia, the free encyclopedia&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; The clock mode with FLL will more stable than other none FLL mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps you!&lt;/P&gt;&lt;P&gt;Have a great day,&lt;/P&gt;&lt;P&gt;Jingjing&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 31 May 2016 06:13:10 GMT</pubDate>
    <dc:creator>kerryzhou</dc:creator>
    <dc:date>2016-05-31T06:13:10Z</dc:date>
    <item>
      <title>FLL of KEA-128?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463972#M27876</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Is it that a clock Mode with FLL is the Most accurate and reliable clock mode ????&lt;/P&gt;&lt;P&gt;If so why ??? Please Provide an elaborate explanation?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 30 May 2016 21:10:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463972#M27876</guid>
      <dc:creator>vigneshbalaji</dc:creator>
      <dc:date>2016-05-30T21:10:47Z</dc:date>
    </item>
    <item>
      <title>Re: FLL of KEA-128?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463973#M27877</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vignesh,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; This is nearly the same question about the clock source.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; About the clock accurate and reliable, it is determined by the clock source, if you use the inaccurate clock source, even you use the FLL, you can't get the accurate clock.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; FLL locks the frequency to 1280 times the internal or external reference frequency. It can enlarge the clock source frequent.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps you!&lt;/P&gt;&lt;P&gt;Have a great day,&lt;/P&gt;&lt;P&gt;Jingjing&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 31 May 2016 04:49:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463973#M27877</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2016-05-31T04:49:52Z</dc:date>
    </item>
    <item>
      <title>Re: FLL of KEA-128?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463974#M27878</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jing,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Thank you. I had a small confusion here. now I got Clarity Regarding Core Clock.I just wanted to know which core Clock Mode is the most Stable, Reliable and accurate of&amp;nbsp; All????&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 31 May 2016 05:11:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463974#M27878</guid>
      <dc:creator>vigneshbalaji</dc:creator>
      <dc:date>2016-05-31T05:11:16Z</dc:date>
    </item>
    <item>
      <title>Re: FLL of KEA-128?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463975#M27879</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vignesh,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Please read the FLL function:&lt;/P&gt;&lt;P&gt;&lt;A href="https://en.wikipedia.org/wiki/Frequency-locked_loop" title="https://en.wikipedia.org/wiki/Frequency-locked_loop"&gt;Frequency-locked loop - Wikipedia, the free encyclopedia&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; The clock mode with FLL will more stable than other none FLL mode.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps you!&lt;/P&gt;&lt;P&gt;Have a great day,&lt;/P&gt;&lt;P&gt;Jingjing&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 31 May 2016 06:13:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463975#M27879</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2016-05-31T06:13:10Z</dc:date>
    </item>
    <item>
      <title>Re: FLL of KEA-128?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463976#M27880</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Kerry,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regarding your reply;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;FLL locks the frequency to 1280 times the internal or external reference frequency.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;I just wonder what exact wait time should I wait for FLL to be locked on that (1280 * external reference clock).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Could you help please ?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Thank you in advance.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Sincerely;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Mohammed Aboelnasr.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 Dec 2017 12:18:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463976#M27880</guid>
      <dc:creator>mohammedaboelna</dc:creator>
      <dc:date>2017-12-05T12:18:15Z</dc:date>
    </item>
    <item>
      <title>Re: FLL of KEA-128?</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463977#M27881</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Mohammed AboeInasr,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Please check this post:&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-332014"&gt;KE/KEA POR Sequence and ICS Module Investigation&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;There has the FLL stable time.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Wish it helps you!&lt;/P&gt;&lt;P&gt;Wish it helps you!&lt;/P&gt;&lt;P&gt;Have a great day,&lt;/P&gt;&lt;P&gt;Kerry&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 Dec 2017 09:06:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/FLL-of-KEA-128/m-p/463977#M27881</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2017-12-06T09:06:21Z</dc:date>
    </item>
  </channel>
</rss>

