<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis Microcontrollers中的主题 Re: TWR-K70  (  DDR2  SIZE )</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/TWR-K70-DDR2-SIZE/m-p/389762#M21165</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi carlos candido,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; From the K70 reference manual, you will get the following information about the DDR address space:&lt;/P&gt;&lt;P&gt;&lt;IMG alt="" class="jiveImage" src="https://community.nxp.com/" style="max-width: 1200px; max-height: 900px;" /&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/46905iB1145CA17A6B2697/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 17 Oct 2014 09:33:04 GMT</pubDate>
    <dc:creator>kerryzhou</dc:creator>
    <dc:date>2014-10-17T09:33:04Z</dc:date>
    <item>
      <title>TWR-K70  (  DDR2  SIZE )</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/TWR-K70-DDR2-SIZE/m-p/389761#M21164</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;TWR-K70&amp;nbsp; (&amp;nbsp; DDR2 size bytes ? )&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BASE_0x80000000 ~ 0Xxxxxxxxx ?&amp;nbsp;&amp;nbsp;&amp;nbsp; ( kbytes ) &lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;my data&amp;nbsp; ( byte 8bits ) &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;thanks,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;Carlos. &lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Oct 2014 09:58:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/TWR-K70-DDR2-SIZE/m-p/389761#M21164</guid>
      <dc:creator>CCandido</dc:creator>
      <dc:date>2014-10-14T09:58:22Z</dc:date>
    </item>
    <item>
      <title>Re: TWR-K70  (  DDR2  SIZE )</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/TWR-K70-DDR2-SIZE/m-p/389762#M21165</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi carlos candido,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; From the K70 reference manual, you will get the following information about the DDR address space:&lt;/P&gt;&lt;P&gt;&lt;IMG alt="" class="jiveImage" src="https://community.nxp.com/" style="max-width: 1200px; max-height: 900px;" /&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/46905iB1145CA17A6B2697/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Oct 2014 09:33:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/TWR-K70-DDR2-SIZE/m-p/389762#M21165</guid>
      <dc:creator>kerryzhou</dc:creator>
      <dc:date>2014-10-17T09:33:04Z</dc:date>
    </item>
  </channel>
</rss>

