<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックProblem with Clearing UART FIFO Full Flag</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Problem-with-Clearing-UART-FIFO-Full-Flag/m-p/182307#M1789</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The UART ISR when working with FIFO should be :&amp;nbsp;UART_SFIFO_RXUF . The Reference manual states&amp;nbsp; that it can be cleared by writing "1" to the bit or SFIFO. When I try to do this the bit won't clear.&lt;/P&gt;&lt;P&gt;~Michael David.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 13 Nov 2011 05:44:15 GMT</pubDate>
    <dc:creator>MichaelDavid</dc:creator>
    <dc:date>2011-11-13T05:44:15Z</dc:date>
    <item>
      <title>Problem with Clearing UART FIFO Full Flag</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Problem-with-Clearing-UART-FIFO-Full-Flag/m-p/182307#M1789</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The UART ISR when working with FIFO should be :&amp;nbsp;UART_SFIFO_RXUF . The Reference manual states&amp;nbsp; that it can be cleared by writing "1" to the bit or SFIFO. When I try to do this the bit won't clear.&lt;/P&gt;&lt;P&gt;~Michael David.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 13 Nov 2011 05:44:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Problem-with-Clearing-UART-FIFO-Full-Flag/m-p/182307#M1789</guid>
      <dc:creator>MichaelDavid</dc:creator>
      <dc:date>2011-11-13T05:44:15Z</dc:date>
    </item>
    <item>
      <title>Re: Problem with Clearing UART FIFO Full Flag</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Problem-with-Clearing-UART-FIFO-Full-Flag/m-p/182308#M1790</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;try reading the contents of D register&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 21 Nov 2011 22:22:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Problem-with-Clearing-UART-FIFO-Full-Flag/m-p/182308#M1790</guid>
      <dc:creator>michay</dc:creator>
      <dc:date>2011-11-21T22:22:58Z</dc:date>
    </item>
  </channel>
</rss>

