<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: KL03 SysTick Timer in IAR vs. KDS 2.0 in Kinetis Microcontrollers</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KL03-SysTick-Timer-in-IAR-vs-KDS-2-0/m-p/333788#M15802</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Ok, I found the answer.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In KDS startup code in system_MKL03Z4.h, line 154,155, the statement&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/* SIM_CLKDIV1: OUTDIV1=1,OUTDIV4=1 */&lt;/P&gt;&lt;P&gt;&lt;STRONG style=": ; color: #7f0055; font-size: 10pt;"&gt;#define&lt;/STRONG&gt;&lt;SPAN style="font-size: 10pt;"&gt; SYSTEM_SIM_CLKDIV1_VALUE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x10010000u&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;SPAN style="color: #3f7f5f; font-size: 10pt;"&gt;/* SIM_CLKDIV1 */&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The OUTDIV1 is the core clock, which is divide/2.&amp;nbsp; So the core clock is actually at 24MHz instead of 48MHz.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Mike&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 10 Jan 2015 21:17:29 GMT</pubDate>
    <dc:creator>michaelsteffenf</dc:creator>
    <dc:date>2015-01-10T21:17:29Z</dc:date>
    <item>
      <title>KL03 SysTick Timer in IAR vs. KDS 2.0</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KL03-SysTick-Timer-in-IAR-vs-KDS-2-0/m-p/333787#M15801</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;All,&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;Using a FRDM-KL03Z board, and&lt;BR /&gt;programming the attached code in IAR and KDS, I get different results.&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;In IAR, red led flashes at exactly 100ms.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;In KDS, red led flashes at exactly 200ms.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;I checked everywhere where I could find a clock divide/2 and nothing.&amp;nbsp; I’m using the HIRC (48MHz), and&lt;BR /&gt;I can’t find any divide/2 except in OUTDIV1.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;The Systick timer uses the core clock, which is not being divided down from the OUTDIV1 register.&amp;nbsp; The&lt;BR /&gt;memory location 0x04D, that controls the value at reset, is at 0x3D in IAR and KDS.&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt; &amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;What am I missing?&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt; &amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&lt;EM style="color: red; font-size: 20pt; font-family: 'Freestyle Script';"&gt;Michael Steffen&lt;/EM&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-337538"&gt;KL03_Systick.txt.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 10 Jan 2015 20:16:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KL03-SysTick-Timer-in-IAR-vs-KDS-2-0/m-p/333787#M15801</guid>
      <dc:creator>michaelsteffenf</dc:creator>
      <dc:date>2015-01-10T20:16:59Z</dc:date>
    </item>
    <item>
      <title>Re: KL03 SysTick Timer in IAR vs. KDS 2.0</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/KL03-SysTick-Timer-in-IAR-vs-KDS-2-0/m-p/333788#M15802</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Ok, I found the answer.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In KDS startup code in system_MKL03Z4.h, line 154,155, the statement&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/* SIM_CLKDIV1: OUTDIV1=1,OUTDIV4=1 */&lt;/P&gt;&lt;P&gt;&lt;STRONG style=": ; color: #7f0055; font-size: 10pt;"&gt;#define&lt;/STRONG&gt;&lt;SPAN style="font-size: 10pt;"&gt; SYSTEM_SIM_CLKDIV1_VALUE&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 0x10010000u&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/SPAN&gt;&lt;SPAN style="color: #3f7f5f; font-size: 10pt;"&gt;/* SIM_CLKDIV1 */&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The OUTDIV1 is the core clock, which is divide/2.&amp;nbsp; So the core clock is actually at 24MHz instead of 48MHz.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Mike&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 10 Jan 2015 21:17:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/KL03-SysTick-Timer-in-IAR-vs-KDS-2-0/m-p/333788#M15802</guid>
      <dc:creator>michaelsteffenf</dc:creator>
      <dc:date>2015-01-10T21:17:29Z</dc:date>
    </item>
  </channel>
</rss>

