<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックRe: Bus Fault</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Bus-Fault/m-p/177029#M1548</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You have to enable clock to modules before you access them, otherwise fault will happen.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Example:&lt;/P&gt;&lt;P&gt;/* Enable clock gate to used ports */&lt;BR /&gt;&amp;nbsp;SIM_SCGC5 |= SIM_SCGC5_PORTE_MASK | SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 25 Oct 2011 22:10:02 GMT</pubDate>
    <dc:creator>Dekiru</dc:creator>
    <dc:date>2011-10-25T22:10:02Z</dc:date>
    <item>
      <title>Bus Fault</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Bus-Fault/m-p/177028#M1547</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;This simple program causes a bus fault?!?&lt;/P&gt;&lt;PRE&gt;int main(void){  uint32_t tmp;  tmp = PORTD_PCR14; // &amp;lt;-- Causes HardFault or BusFault?!?                     // SCB_HFSR = 0x40000000                     // SCB_CFSR = 0x8200   return 0;}&lt;/PRE&gt;&lt;P&gt;&amp;nbsp;TWR-K60, Baremetal project.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Any Ideas what happened?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2020 09:26:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Bus-Fault/m-p/177028#M1547</guid>
      <dc:creator>PeterFromSweden</dc:creator>
      <dc:date>2020-10-29T09:26:07Z</dc:date>
    </item>
    <item>
      <title>Re: Bus Fault</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/Bus-Fault/m-p/177029#M1548</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You have to enable clock to modules before you access them, otherwise fault will happen.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Example:&lt;/P&gt;&lt;P&gt;/* Enable clock gate to used ports */&lt;BR /&gt;&amp;nbsp;SIM_SCGC5 |= SIM_SCGC5_PORTE_MASK | SIM_SCGC5_PORTB_MASK | SIM_SCGC5_PORTC_MASK;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Oct 2011 22:10:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/Bus-Fault/m-p/177029#M1548</guid>
      <dc:creator>Dekiru</dc:creator>
      <dc:date>2011-10-25T22:10:02Z</dc:date>
    </item>
  </channel>
</rss>

