<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Kinetis MicrocontrollersのトピックRe: LCDC Controller with DDR</title>
    <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LCDC-Controller-with-DDR/m-p/173893#M1372</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kai, the DMA can perform the transfer from the DDR controller to the LCDC, it counts as a 32b internal bus to internal SRAM memory transfer so you can use the following transfer rate table:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;66.7 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 66.7 &lt;/P&gt;&lt;P&gt;83.3 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 83.3 &lt;/P&gt;&lt;P&gt;100.0 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 100.0 &lt;/P&gt;&lt;P&gt;133.3 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 133.3 &lt;/P&gt;&lt;P&gt;150.0 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 150.0 &lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 13 Nov 2012 16:34:11 GMT</pubDate>
    <dc:creator>apanecatl</dc:creator>
    <dc:date>2012-11-13T16:34:11Z</dc:date>
    <item>
      <title>LCDC Controller with DDR</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LCDC-Controller-with-DDR/m-p/173892#M1371</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I will to use the DMA to transfer data from DDR Controller directly to the LCDC Controller with the DMA engine. For the first calculation i need the Peak transfer rate for this transfer. In the user manual from K70 i find only the transfer rate for SRAM to Peripherial Device, not for Peripheral- to Peripheral-Device.&lt;/P&gt;&lt;P&gt;Is the DMA to be apple to solve this transfer? And what's about the max. Transfer Rate? &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Nov 2012 13:02:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LCDC-Controller-with-DDR/m-p/173892#M1371</guid>
      <dc:creator>kaipaulus</dc:creator>
      <dc:date>2012-11-13T13:02:46Z</dc:date>
    </item>
    <item>
      <title>Re: LCDC Controller with DDR</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LCDC-Controller-with-DDR/m-p/173893#M1372</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Kai, the DMA can perform the transfer from the DDR controller to the LCDC, it counts as a 32b internal bus to internal SRAM memory transfer so you can use the following transfer rate table:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;66.7 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 66.7 &lt;/P&gt;&lt;P&gt;83.3 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 83.3 &lt;/P&gt;&lt;P&gt;100.0 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 100.0 &lt;/P&gt;&lt;P&gt;133.3 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 133.3 &lt;/P&gt;&lt;P&gt;150.0 MHz, 32b&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 150.0 &lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Nov 2012 16:34:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LCDC-Controller-with-DDR/m-p/173893#M1372</guid>
      <dc:creator>apanecatl</dc:creator>
      <dc:date>2012-11-13T16:34:11Z</dc:date>
    </item>
    <item>
      <title>Re: LCDC Controller with DDR</title>
      <link>https://community.nxp.com/t5/Kinetis-Microcontrollers/LCDC-Controller-with-DDR/m-p/173894#M1373</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Pedro,&lt;/P&gt;&lt;P&gt;many thanks for the answer.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 14 Nov 2012 06:40:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Kinetis-Microcontrollers/LCDC-Controller-with-DDR/m-p/173894#M1373</guid>
      <dc:creator>kaipaulus</dc:creator>
      <dc:date>2012-11-14T06:40:41Z</dc:date>
    </item>
  </channel>
</rss>

